PACT XPP -: A self-reconfigurable data processing architecture

被引：159

作者：

Baumgarte, V ^{[1
]}

Ehlers, G ^{[1
]}

May, F ^{[1
]}

Nückel, A ^{[1
]}

Vorbach, M ^{[1
]}

Weinhardt, M ^{[1
]}

机构：

[1] PACT Informat Technol AG, D-80939 Munich, Germany

来源：

JOURNAL OF SUPERCOMPUTING | 2003年 / 26卷 / 02期

关键词：

reconfigurable processor; adaptive computing; run-time reconfiguration; partial reconfiguration; XPP;

D O I：

10.1023/A:1024499601571

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

The eXtreme Processing Platform (XPP(TM)) is a new runtime-reconfigurable data processing architecture. It is based on a hierarchical array of coarsegrain, adaptive computing elements, and a packet-oriented communication network. The strength of the XPP TM technology originates from the combination of array processing with unique, powerful run-time reconfiguration mechanisms. Parts of the array can be configured rapidly in parallel while neighboring computing elements are processing data. Reconfiguration is triggered externally or even by special event signals originating within the array, enabling self-reconfiguring designs. The XPP TM architecture is designed to support different types of parallelism: pipelining, instruction level, data flow, and task level parallelism. Therefore this technology is well suited for applications in multimedia, telecommunications, simulation, signal processing (DSP), graphics, and similar stream-based application domains. The anticipated peak performance of the first commercial device running at 150 MHz is estimated to be 57.6 GigaOps/sec, with a peak I/O bandwidth of several GByte/sec. Simulated applications achieve up to 43.5 GigaOps/sec (32-bit fixed point).

引用

下载

页码：167 / 184

页数：18

共 50 条

[1] PACT XPP -: A self-reconfigurable data processing architecture
Baumgarte, V
May, F
Nückel, A
Vorbach, M
Weinhardt, M
ERSA 2001: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON ENGINEERING OF RECONFIGURABLE SYSTEMS AND ALGORITHMS, 2001, : 64 - 70
[2] PACT XPP—A Self-Reconfigurable Data Processing Architecture
V. Baumgarte
G. Ehlers
F. May
A. Nückel
M. Vorbach
M. Weinhardt
The Journal of Supercomputing, 2003, 26 : 167 - 184
[3] Low power data processing system with self-reconfigurable architecture
Lorenz, Michael G.
Mengibar, Luis
SanMillan, Enrique
Entrena, Luis
JOURNAL OF SYSTEMS ARCHITECTURE, 2007, 53 (09) : 568 - 576
[4] Data processing system with self-reconfigurable architecture, for low cost, low power applications
Lorenz, MG
Mengibar, L
Entrena, L
Sánchez-Reillo, R
FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2003, 2778 : 220 - 229
[5] Self-reconfigurable Logic Controller Architecture
Doligalski, Michal
MULTIMEDIA AND UBIQUITOUS ENGINEERING, 2014, 308 : 411 - 416
[6] XPP-VC: A C Compiler with temporal partitioning for the PACT-XPP architecture
Cardoso, JMP
Weinhardt, M
FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS: RECONFIGURABLE COMPUTING IS GOING MAINSTREAM, 2002, 2438 : 864 - 874
[7] Distributed control architecture for self-reconfigurable manipulators
Turetta, A.
Casalino, G.
Sorbara, A.
INTERNATIONAL JOURNAL OF ROBOTICS RESEARCH, 2008, 27 (3-4): : 481 - 504
[8] Software architecture for modular self-reconfigurable robots
Zhang, Y
Roufas, KD
Yim, M
IROS 2001: PROCEEDINGS OF THE 2001 IEEE/RJS INTERNATIONAL CONFERENCE ON INTELLIGENT ROBOTS AND SYSTEMS, VOLS 1-4: EXPANDING THE SOCIETAL ROLE OF ROBOTICS IN THE NEXT MILLENNIUM, 2001, : 2355 - 2360
[9] Towards a Self-Reconfigurable Embedded Processor Architecture
Agwa, Shady O.
Ahmad, Hany H.
Saleh, Awad I.
2009 INTERNATIONAL CONFERENCE ON COMPUTER ENGINEERING AND SYSTEMS (ICCES 2009), 2009, : 21 - 26
[10] A Cognitive Architecture for Modular and Self-Reconfigurable Robots
Levi, P.
Meister, E.
van Rossum, A. C.
Krajnik, T.
Vonasek, V.
Stepan, P.
Liu, W.
Caparrelli, F.
2014 8TH ANNUAL IEEE SYSTEMS CONFERENCE (SYSCON), 2014, : 465 - 472

← 1 2 3 4 5 →