An architecture of scalable ATM switching system and its performance

被引:2
|
作者
Lee, SS
Lee, JG
Oh, CH
Kim, YB
Kim, YS
机构
[1] Elect & Telecommun Res Inst, Network & Syst Engn Team, Taejon 305600, South Korea
[2] Kwangju Inst Sci & Technol, Dept Informat & Commun, Kwangju 506712, South Korea
关键词
D O I
10.1023/A:1019101819481
中图分类号
TN [电子技术、通信技术];
学科分类号
0809 ;
摘要
In this paper, we present the basic idea and some concepts for the architecture of the ATM switching system being developed in ETRI of KOREA, and also describe its performance. RSE (Reference Service Entity) concept is introduced to define the characteristics of user's traffic. This concept is useful to represent the demand of CPE (Customer Premise Equipment) user sets and one of point-to-multipoint connections. We also propose RUCA (Reference Units for Connection Attempts) concept with which we can illustrate the call/connection level performance of the ATM switching system. This concept can be applied for measuring the call processing capability in both point-to-multipoint connections and multipoint-to-multipoint connections when call set-up between users is performed by a sequence of point-to-point connections basis. From the basic concepts and the recommendations of ITU-T, the design objective of the system performance is specified. We represent the methodologies for dimensioning the system to achieve the design objectives, and estimate the system performances. Then we show that our developing system has suitable performance to accommodate the future B-ISDN.
引用
收藏
页码:269 / 290
页数:22
相关论文
共 50 条
  • [1] An architecture of scalable ATM switching system and its performance
    Soon Seok Lee
    Jeong Gyu Lee
    Chang Hwan Oh
    Young Boo Kim
    Young Sun Kim
    [J]. Telecommunication Systems, 2000, 14 : 269 - 290
  • [2] A SCALABLE ATM SWITCHING-SYSTEM ARCHITECTURE
    FISCHER, W
    FUNDNEIDER, O
    GOELDNER, EH
    LUTZ, KA
    [J]. IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 1991, 9 (08) : 1299 - 1307
  • [3] An architecture of scalable ATM switching system and its call processing capacity estimation
    Kim, YB
    Lee, SS
    Oh, CH
    Kim, YS
    Han, CM
    Yim, CH
    [J]. ETRI JOURNAL, 1996, 18 (03) : 107 - 125
  • [4] A scalable pipelined memory architecture for fast ATM packet switching
    Jeong, GJ
    Lee, MK
    [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1999, E82A (09) : 1937 - 1944
  • [5] A SIMPLE ATM SWITCHING ARCHITECTURE FOR BROAD-BAND-ISDN AND ITS PERFORMANCE
    TUBTIANG, A
    KWON, HI
    PUJOLLE, G
    [J]. MODELLING AND PERFORMANCE EVALUATION OF ATM TECHNOLOGY, 1993, 15 : 361 - 371
  • [6] Design and performance analysis of crossbar ATM switching architecture
    Woo, TK
    [J]. COMPUTER COMMUNICATIONS, 1998, 21 (01) : 88 - 94
  • [7] OPTIMA: Tb/s ATM switching system Architecture
    Yamanaka, N
    Yasukawa, S
    Oki, E
    Kurimoto, T
    [J]. IEEE ATM '97 WORKSHOP, PROCEEDINGS, 1997, : 691 - 696
  • [8] Performance analysis of a scalable optical packet switching architecture
    Wu, Ho-Ting
    Tuan, Chia-Wei
    [J]. OPTICAL ENGINEERING, 2010, 49 (10)
  • [9] PERFORMANCE EVALUATION OF THE ATM RING-BASED SWITCHING ARCHITECTURE
    MEUSER, T
    WOLSKY, J
    [J]. BROADBAND COMMUNICATIONS, II, 1994, 24 : 225 - 241
  • [10] A scalable and modular approach to verification of ATM switching system using reverse specification
    Chung, CS
    Lee, MK
    Jeong, MS
    [J]. 1998 ASIA PACIFIC SOFTWARE ENGINEERING CONFERENCE, PROCEEDINGS, 1998, : 278 - 285