An Offset Cancelation Technique for Latch Type Sense Amplifiers

被引：0
|
作者：
Souliotis, George [1 ]
Laoudias, Costas [1 ]
Terzopoulos, Nikolaos [2 ]
机构：
[1] Univ Patras, Dept Phys, Patras 26504, Greece
[2] Oxford Brookes Univ, Oxford OX33 1HX, England
来源：
RADIOENGINEERING | 2014年 / 23卷 / 04期
关键词：
Offset cancelation; sense amplifiers; clocked comparators; latch circuits; HIGH-SPEED; CMOS; COMPARATOR; DESIGN;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
An offset compensation technique for a latch type sense amplifier is proposed in this paper. The proposed scheme is based on the recalibration of the charging/discharging current of the critical nodes which are affected by the device mismatches. The circuit has been designed in a 65 nm CMOS technology with 1.2 V core transistors. The auto-calibration procedure is fully digital. Simulation results are given verifying the operation for sampling a 5 Gb/s signal dissipating only 360 mu W.
引用
收藏
页码：1121 / 1129
页数：9
相关论文
共 50 条
  • [1] Offset voltage estimation model for latch-type sense amplifiers
    Woo, S. -H.
    Kang, H.
    Park, K.
    Jung, S. -O.
    [J]. IET CIRCUITS DEVICES & SYSTEMS, 2010, 4 (06) : 503 - 513
  • [2] An offset compensation technique for latch type sense amplifiers in high-speed low-power SRAMs
    Singh, R
    Bhat, N
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (06) : 652 - 657
  • [3] An offset reduction technique for latch type sense amplifier in high performance and high density SRAM
    Yu, Qunling
    Bai, Na
    Zhou, Yan
    Li, Ruixing
    Chen, Junning
    Li, Zhengping
    [J]. AUTOMATIC MANUFACTURING SYSTEMS II, PTS 1 AND 2, 2012, 542-543 : 769 - +
  • [4] Comparative Study of Various Latch-Type Sense Amplifiers
    Na, Taehui
    Woo, Seung-Han
    Kim, Jisu
    Jeong, Hanwool
    Jung, Seong-Ook
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2014, 22 (02) : 425 - 429
  • [5] ELIMINATING OFFSET ERROR IN SENSE AMPLIFIERS
    CHIN, D
    [J]. ELECTRONICS, 1973, 46 (12): : 108 - 108
  • [6] Criterion to Evaluate Input-Offset Voltage of a Latch-Type Sense Amplifier
    Do, Anh-Tuan
    Kong, Zhi-Hui
    Yeo, Kiat-Seng
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2010, 57 (01) : 83 - 92
  • [7] Spin-Torque Memristor based Offset Cancellation Technique for Sense Amplifiers
    Atasoyu, Mesut
    Altun, Mustafa
    Ozoguz, Serdar
    Roy, Kaushik
    [J]. 2017 14TH INTERNATIONAL CONFERENCE ON SYNTHESIS, MODELING, ANALYSIS AND SIMULATION METHODS AND APPLICATIONS TO CIRCUIT DESIGN (SMACD), 2017,
  • [8] A new dynamic latch offset measurement technique for offset cancellation
    Al-Rawi, GA
    [J]. CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2002, 21 (02) : 137 - 148
  • [9] A New Dynamic Latch Offset Measurement Technique For Offset Cancellation
    Ghazi A. Al-Rawi
    [J]. Circuits, Systems and Signal Processing, 2002, 21 : 137 - 148
  • [10] Hybrid Latch-Type Offset Tolerant Sense Amplifier for Low-Voltage SRAMs
    Patel, Dhruv
    Neale, Adam
    Wright, Derek
    Sachdev, Manoj
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2019, 66 (07) : 2519 - 2532
12345