Issues of compatibility of processor command architectures

被引:0
|
作者
Zmyzgova, T. R. [1 ]
Solovyev, A., V [1 ]
Rabushko, A. G. [1 ]
Medvedev, A. A. [1 ]
Adamenko, Yu, V [1 ]
机构
[1] Kurgan State Univ, 62 Proletarskaya St, Kurgan 640002, Russia
关键词
D O I
10.1088/1755-1315/421/4/042006
中图分类号
S [农业科学];
学科分类号
09 ;
摘要
Modern computers and computing devices are based on the principle of open architecture, according to which the computer consists of several sufficiently independent devices that perform a certain function. These devices must meet certain standards of interaction with each other. Existing standards relate to both the technical characteristics of the devices and the content of the signals exchanged between them. The article considers the issue of creating a universal architecture of processor commands. The brief analysis of the components of devices and interrelations between them (different hardware features of processors, architecture of memory models and registers of peripheral devices, mechanisms of operand processing, the number of registers and processed data types, interruptions, exceptions, etc.) is carried out. The problem of architecture standardization, which generalizes the capabilities of the most common architectures and is suitable for high-performance emulation on most computer architectures, is put.
引用
收藏
页数:7
相关论文
共 50 条
  • [1] IMPROVED COMMAND PROCESSOR
    LANE, A
    [J]. BYTE, 1988, 13 (05): : 157 - 160
  • [2] MULTITHREADED PROCESSOR ARCHITECTURES
    BYRD, CT
    HOLLIDAY, MA
    [J]. IEEE SPECTRUM, 1995, 32 (08) : 38 - 46
  • [3] Reconfigurable processor architectures
    Page, I
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 1996, 20 (03) : 185 - 196
  • [4] VLSI PROCESSOR ARCHITECTURES
    TRELEAVEN, PC
    [J]. COMPUTER, 1982, 15 (06) : 33 - 45
  • [5] Processor architectures for ontogenesis
    Tempesti, G
    [J]. 2004 NASA/DOD CONFERENCE ON EVOLVABLE HARDWARE, PROCEEDINGS, 2004, : 269 - 272
  • [6] Towards Nanoelectronics Processor Architectures
    Wenjing Rao
    Alex Orailoglu
    Ramesh Karri
    [J]. Journal of Electronic Testing, 2007, 23 : 235 - 254
  • [7] Customizable embedded processor architectures
    Petrov, P
    Orailoglu, A
    [J]. EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, 2003, : 468 - 475
  • [8] A TOOLSET FOR TAILORING PROCESSOR ARCHITECTURES
    ANDERSON, NW
    [J]. UNIVERSITY PROGRAMS IN COMPUTER-AIDED ENGINEERING, DESIGN, AND MANUFACTURING, 1989, : 42 - 49
  • [9] New processor architectures prevail
    Levy, M
    [J]. EDN, 1998, 43 (24) : 15 - 16
  • [10] Towards nanoelectronics processor architectures
    Rao, Wenjing
    Orailoglu, Alex
    Karri, Ramesh
    [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2007, 23 (2-3): : 235 - 254