共 50 条
- [3] Provably secure S-Box implementation based on Fourier transform CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS - CHES 2006, PROCEEDINGS, 2006, 4249 : 216 - 230
- [4] Evaluation of a DPA-Resistant Prototype Chip 25TH ANNUAL COMPUTER SECURITY APPLICATIONS CONFERENCE, 2009, : 43 - 50
- [5] Attack and improvement of a secure S-Box calculation based on the Fourier transform CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS - CHES 2008, PROCEEDINGS, 2008, 5154 : 1 - +
- [6] DPA-Resistant QDI Dual-Rail AES S-Box Based on Power-Balanced Weak-Conditioned Half-Buffer 2017 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2017,
- [7] FPGA based DPA-resistant unified architecture for signcryption THIRD INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY: NEW GENERATIONS, PROCEEDINGS, 2006, : 571 - +
- [8] Security of PRESENT S-box 2012 INTERNATIONAL CONFERENCE ON ADVANCED COMPUTER SCIENCE APPLICATIONS AND TECHNOLOGIES (ACSAT), 2012, : 219 - 222
- [9] A Design Flow and Evaluation Framework for DPA-Resistant Instruction Set Extensions CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS - CHES 2009, PROCEEDINGS, 2009, 5747 : 205 - +
- [10] Security of the AES with a Secret S-Box FAST SOFTWARE ENCRYPTION, FSE 2015, 2015, 9054 : 175 - 189