An Energy-Efficient Approximate Floating-Point Multipliers for Wireless Communications

被引:1
|
作者
Ge, Jipeng [1 ]
Yan, Chenggang [1 ]
Zhao, Xuan [1 ]
Chen, Ke [1 ]
Wu, Bi [1 ]
Liu, Weigiang [1 ]
机构
[1] Nanjing Univ Aeronaut & Astronaut, Coll EIE, Nanjing, Peoples R China
关键词
Approximate computing; high accuracy; low power; floating-point multiplier; wireless communications; POWER;
D O I
10.1109/APCCAS55924.2022.10090356
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Approximate computing has been introduced to reduce the circuit area and power consumption in error-tolerant applications. The wireless communication system can inherently tolerate certain errors at the receiving end due to the noise introduced in the channel. This paper presents an energy-efficient approximate floating-point (FP) multiplier for 5G wireless communication systems. Taking into account the data distribution characteristic in wireless communication systems, a low-complexity accurate mantissa multiplier with the subnormal number approximated to zero is proposed. Based on the proposed mantissa multiplier, a low-power half-precision FP multiplier is proposed with low-weight partial products truncating and the probability compensation. Simulation results show that the truncating 10 columns partial products design reduces area by 66.86%, delay by 57.42%, and power consumption by 65.95% with 99.95% accuracy (MRED is 0.05%). Applying the designed approximate FP multiplier to a beam weight transformation module in 5G communication systems, the deterioration of the bit error rate is less than 0.2dB.
引用
下载
收藏
页码:231 / 235
页数:5
相关论文
共 50 条
  • [1] On the Design of Iterative Approximate Floating-Point Multipliers
    Towhidy, Ahmad
    Omidi, Reza
    Mohammadi, Karim
    IEEE TRANSACTIONS ON COMPUTERS, 2023, 72 (06) : 1623 - 1635
  • [2] Energy-Efficient Floating-Point Unit Design
    Galal, Sameh
    Horowitz, Mark
    IEEE TRANSACTIONS ON COMPUTERS, 2011, 60 (07) : 913 - 922
  • [3] Design and Performance Evaluation of Approximate Floating-Point Multipliers
    Yin, Peipei
    Wang, Chenghua
    Liu, Weiqiang
    Lombardi, Fabrizio
    2016 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2016, : 296 - 301
  • [4] TRANSPIRE: An energy-efficient TRANSprecision floating-point Programmable archItectuRE
    Prasad, Rohit
    Das, Satyajit
    Martin, Kevin J. M.
    Tagliavini, Giuseppe
    Coussy, Philippe
    Benini, Luca
    Rossi, Davide
    PROCEEDINGS OF THE 2020 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2020), 2020, : 1067 - 1072
  • [5] A Transprecision Floating-Point Architecture for Energy-Efficient Embedded Computing
    Mach, Stefan
    Rossi, Davide
    Tagliavini, Giuseppe
    Marongiu, Andrea
    Benini, Luca
    2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,
  • [6] Minimally Biased Multipliers for Approximate Integer and Floating-Point Multiplication
    Saadat, Hassaan
    Bokhari, Haseeb
    Parameswaran, Sri
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2018, 37 (11) : 2623 - 2635
  • [7] Energy-Efficient Floating-Point Arithmetic for Digital Signal Processors
    Gilani, Syed Zohaib
    Kim, Nam Sung
    Schulte, Michael
    2011 CONFERENCE RECORD OF THE FORTY-FIFTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS (ASILOMAR), 2011, : 1823 - 1827
  • [8] Fast, Efficient Floating-Point Adders and Multipliers for FPGAs
    Hemmert, K. Scott
    Underwood, Keith D.
    ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2010, 3 (03)
  • [9] Designing Energy-Efficient Approximate Multipliers
    Perri, Stefania
    Spagnolo, Fanny
    Frustaci, Fabio
    Corsonello, Pasquale
    JOURNAL OF LOW POWER ELECTRONICS AND APPLICATIONS, 2022, 12 (04)
  • [10] Energy-efficient computing with approximate multipliers
    Pilipovic, Ratko
    Bulic, Patricio
    Lotric, Uros
    ELEKTROTEHNISKI VESTNIK, 2022, 89 (03): : 117 - 123