Hybrid Memory Architecture for Regular Expression Matching

被引:0
|
作者
Lin, Cheng-Hung [1 ]
机构
[1] Natl Taiwan Normal Univ, Taipei, Taiwan
关键词
D O I
10.1109/MWSCAS.2009.5235940
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Regular expression matching has been widely used in Network Intrusion Detection Systems due to its strong expressive power and flexibility. To match multiple regular expression patterns simultaneously, compiling multiple regular expressions into a composite DFA is an intuitive and efficient way. However, traditional memory architecture suffers from the problem of memory explosion for certain complex regular expressions. In this paper, we propose a hybrid memory architecture which inserts marginal logic elements to improve the ability of traditional memory architecture to deal with complex regular expressions. The experimental results demonstrate a significant memory reduction for complex regular expressions.
引用
收藏
页码:1159 / 1162
页数:4
相关论文
共 50 条
  • [1] TiReX: Tiled Regular eXpression matching architecture
    Comodi, Alessandro
    Conficconi, Davide
    Scolari, Alberto
    Santambrogio, Marco D.
    2018 IEEE INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS (IPDPSW 2018), 2018, : 131 - 137
  • [2] Multiple regular expression matching hardware architecture
    Zhang, Wei
    Xue, Yibo
    Song, Tian
    Qinghua Daxue Xuebao/Journal of Tsinghua University, 2009, 49 (10): : 1704 - 1707
  • [3] A Modular NFA Architecture for Regular Expression Matching
    Wang, Hao
    Pu, Shi
    Knezek, Gabriel
    Liu, Jyh-Charn
    FPGA 10, 2010, : 209 - 217
  • [4] Dynamically Reconfigurable Regular Expression Matching Architecture
    Divyasree, J.
    Rajashekar, H.
    Kuruvilla, Varghese
    2008 INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, 2008, : 120 - 125
  • [5] A regular expression matching engine with hybrid memories
    Chen, Shuhui
    Lu, Rongxing
    COMPUTER STANDARDS & INTERFACES, 2014, 36 (05) : 880 - 888
  • [6] ReCPU: a parallel and pipelined architecture for regular expression matching
    Paolieri, Marco
    Bonesana, Ivano
    Santambrogio, Marco D.
    VLSI-SOC 2007: PROCEEDINGS OF THE 2007 IFIP WG 10.5 INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION, 2007, : 19 - +
  • [7] A pipelined processor architecture for regular expression string matching
    Li Qiyue
    Li Jie
    Wang Jianping
    Zhao Baohua
    Qu Yugui
    MICROPROCESSORS AND MICROSYSTEMS, 2012, 36 (06) : 520 - 526
  • [8] ReCPU: a Parallel and Pipelined Architecture for Regular Expression Matching
    Paolieri, Marco
    Bonesana, Ivano
    Santambrogio, Marco Domenico
    VLSI-SOC: ADVANCED TOPICS ON SYSTEMS ON A CHIP, 2009, 291 : 89 - +
  • [9] A Programmable Controller Architecture for Regular Expression String Matching
    Chu Zhong
    Li Qiyue
    Li Jie
    Wang Jianping
    PROCEEDINGS OF THE 31ST CHINESE CONTROL CONFERENCE, 2012, : 5814 - 5819
  • [10] An innovative approach for regular expression matching based on noc architecture
    Linhai, C. (cuilinhai@hrbust.edu.cn), 1600, Science and Engineering Research Support Society, 20 Virginia Court, Sandy Bay, Tasmania, Australia (08):