共 50 条
- [1] TiReX: Tiled Regular eXpression matching architecture 2018 IEEE INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS (IPDPSW 2018), 2018, : 131 - 137
- [2] Multiple regular expression matching hardware architecture Qinghua Daxue Xuebao/Journal of Tsinghua University, 2009, 49 (10): : 1704 - 1707
- [4] Dynamically Reconfigurable Regular Expression Matching Architecture 2008 INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, 2008, : 120 - 125
- [6] ReCPU: a parallel and pipelined architecture for regular expression matching VLSI-SOC 2007: PROCEEDINGS OF THE 2007 IFIP WG 10.5 INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION, 2007, : 19 - +
- [8] ReCPU: a Parallel and Pipelined Architecture for Regular Expression Matching VLSI-SOC: ADVANCED TOPICS ON SYSTEMS ON A CHIP, 2009, 291 : 89 - +
- [9] A Programmable Controller Architecture for Regular Expression String Matching PROCEEDINGS OF THE 31ST CHINESE CONTROL CONFERENCE, 2012, : 5814 - 5819
- [10] An innovative approach for regular expression matching based on noc architecture Linhai, C. (cuilinhai@hrbust.edu.cn), 1600, Science and Engineering Research Support Society, 20 Virginia Court, Sandy Bay, Tasmania, Australia (08):