共 50 条
- [1] Efficient computation of interconnect capacitances using the domain decomposition approach ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 1998, : 277 - 280
- [2] Efficient computation of interconnect capacitances using the domain decomposition approach IEEE TRANSACTIONS ON ADVANCED PACKAGING, 1999, 22 (03): : 348 - 355
- [3] Tear and Interconnect Domain Decomposition Analysis of Piecewise Penetrable Structures PROCEEDINGS OF THE 2019 INTERNATIONAL CONFERENCE ON ELECTROMAGNETICS IN ADVANCED APPLICATIONS (ICEAA), 2019, : 1132 - 1132
- [5] A technique for fast calculations of capacitance matrices of interconnect structures ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 1997, : 244 - 247
- [6] A technique for fast calculation of capacitance matrices of interconnect structures IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY PART B-ADVANCED PACKAGING, 1998, 21 (03): : 241 - 249
- [7] Sensitivity Computation Using Domain-Decomposition for Boundary Element Method Based Capacitance Extractors PROCEEDINGS OF THE IEEE 2009 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2009, : 423 - 426
- [8] Simulation of the parasitic interconnect capacitance in the DRAM with the stacked structures Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2000, 28 (11): : 29 - 31
- [9] A domain decomposition approach for vibration analysis of joined structures Shanghai Jiaotong Daxue Xuebao, 2012, 9 (1487-1492):
- [10] Hierarchical h-adaptive computation in VLSI interconnect capacitance extraction 2001 4TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, 2001, : 712 - 715