Systolic Like Soft-Detection Architecture for 4x4 64-QAM MIMO System

被引:0
|
作者
Bhagawat, Pankaj [1 ]
Dash, Rajballav [1 ]
Choi, Gwan [1 ]
机构
[1] Texas A&M Univ, Dept ECE, College Stn, TX 77840 USA
关键词
IMPLEMENTATION;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
MIMO systems (with multiple transmit and receive antennas) are becoming increasingly popular, and many next-generation systems such as WiMAX, 3-GPP LTE and IEEE802.11n wireless LANs rely on the increased throughput of MIMO systems with up to four antennas at receiver and transmitter. High throughput implementation of the detection unit for MIMO systems is a significant challenge especially for higher order modulation schemes. To achieve superior Bit Error Rate(BER) or Frame Error Rate (FER) performance, the detector has to provide soft values to advanced Forward Error Correction (FEC) schemes like Turbo Codes. This paper presents a systolic soft detector architecture for high dimensional(eg. 4x4, 64-QAM) MIMO systems. A Single detector core achieves, throughput of 215Mbps and power consumption of 2-3.6mW, whiles using only 33.1K gate equivalent(for 12 norm). Impressive SNR gains of almost 2dB are observed with respect to the hard detection counterpart over a block fading channel(at an FER of 1%). Additionally, the architecture can be stacked to give linear increase in throughput with linear increase in hardware resources.
引用
下载
收藏
页码:870 / 873
页数:4
相关论文
共 30 条
  • [1] A Best-First Soft/Hard Decision Tree Searching MIMO Decoder for a 4 x 4 64-QAM System
    Shen, Chung-An
    Eltawil, Ahmed M.
    Salama, Khaled N.
    Mondal, Sudip
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2012, 20 (08) : 1537 - 1541
  • [2] A WiMAX/LTE Compliant FPGA Implementation of a High-Throughput Low-Complexity 4x4 64-QAM Soft MIMO Receiver
    Smolyakov, Vadim
    Patel, Dimpesh
    Shabany, Mahdi
    Gulak, P. Glenn
    2010 CONFERENCE RECORD OF THE FORTY FOURTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS (ASILOMAR), 2010, : 385 - 389
  • [3] A 576-Mbit/s 64-QAM 4 x 4 MIMO Precoding Processor With Lattice Reduction
    Liao, Chun-Fu
    Lan, Fung-Chun
    Jhang, Jin-Wei
    Huang, Yuan-Hao
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2014, 61 (02) : 95 - 99
  • [4] A 675 Mbps, 4 x 4 64-QAM K-Best MIMO Detector in 0.13 μm CMOS
    Shabany, Mahdi
    Gulak, P. Glenn
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2012, 20 (01) : 135 - 147
  • [5] A complete pipelined MMSE detection architecture in a 4x4 MIMO-OFDM receiver
    Yoshizawa, Shingo
    Yamauchi, Yasushi
    Miyanaga, Yoshikazu
    PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 2486 - 2489
  • [6] A 4x4 MIMO Antenna System for Mobile Tablets
    Shoaib, Sultan
    Shoaib, Imran
    Shoaib, Nosherwan
    Chen, Xiaodong
    Parini, C. G.
    2014 8TH EUROPEAN CONFERENCE ON ANTENNAS AND PROPAGATION (EUCAP), 2014, : 2812 - U957
  • [7] Scalable Pipeline Architecture of MMSE MIMO Detector for 4x4 MIMO-OFDM Receiver
    Yoshizawa, Shingo
    Ikeuchi, Hirokazu
    Miyanaga, Yoshikazu
    2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 2534 - 2537
  • [8] A 53.3 Mb/s 4x4 16-QAM MIMO decoder in 0.35-ρm CMOS
    Guo, Z
    Nilsson, P
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 4947 - 4950
  • [9] A frame-start detector for a 4x4 MIMO-OFDM system
    Perels, D.
    Haene, S.
    Burg, A.
    Luethi, P.
    Felber, N.
    Fichtner, W.
    2006 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING, VOLS 1-13, 2006, : 4095 - 4098
  • [10] Low-Latency Lattice-Reduction-Aided One-Bit Precoding Processor for 64-QAM 4x64 MU-MIMO Systems
    Ho, Pao-Pao
    Chen, Chiao-En
    Huang, Yuan-Hao
    IEEE OPEN JOURNAL OF CIRCUITS AND SYSTEMS, 2021, 2 : 472 - 484