共 50 条
- [1] Radiation-Hardened DSP configurations for implementing arithmetic functions on FPGA [J]. PROCEEDINGS OF THE 2016 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2016, : 1501 - 1504
- [2] Guide to FPGA implementation of arithmetic functions [J]. Lecture Notes in Electrical Engineering, 2012, 149 LNEE : 1 - 482
- [4] Case Study on FPGA Performance of Parallel Hash Functions [J]. PRZEGLAD ELEKTROTECHNICZNY, 2010, 86 (11A): : 151 - 155
- [5] Implementing Delay Based Physically Unclonable Functions on FPGA [J]. PROCEEDINGS OF 2016 INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION CONTROL AND COMPUTING TECHNOLOGIES (ICACCCT), 2016, : 137 - 140
- [6] Implementing of fast graphic functions in FPGA programmable logic [J]. IFAC WORKSHOP ON PROGRAMMABLE DEVICES AND EMBEDDED SYSTEMS (PDES 2009), PROCEEDINGS, 2009, : 63 - 66
- [7] STUDY OF SOME ARITHMETIC FUNCTIONS [J]. NOTICES OF THE AMERICAN MATHEMATICAL SOCIETY, 1969, 16 (01): : 197 - &
- [8] Enhancing Accuracy and Dynamic Range of Scientific Data Analytics by Implementing Posit Arithmetic on FPGA [J]. JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2019, 91 (10): : 1137 - 1148
- [9] Enhancing Accuracy and Dynamic Range of Scientific Data Analytics by Implementing Posit Arithmetic on FPGA [J]. Journal of Signal Processing Systems, 2019, 91 : 1137 - 1148
- [10] Codesign of hardware, software, and algorithms - A case study [J]. ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, 1996, : 552 - 555