Device and technology challenges for 0.1 μm CMOS

被引：0
|
作者：
Wong, SS [1 ]
机构：
[1] Hong Kong Univ Sci & Technol, Kowloon, Hong Kong
来源：
1997 IEEE HONG KONG ELECTRON DEVICES MEETING, PROCEEDINGS | 1997年
关键词：
D O I：
10.1109/HKEDM.1997.641997
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：1 / 1
页数：1
相关论文
共 50 条
  • [1] Challenges of CMOS scaling at below 0.1 μm
    Shahidi, GG
    [J]. ICM 2000: PROCEEDINGS OF THE 12TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2000, : 5 - 8
  • [2] CMOS technology scaling, 0.1 mu m and beyond
    Davari, B
    [J]. IEDM - INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST 1996, 1996, : 555 - 558
  • [3] Hot carrier effects in nMOSFETs in 0.1μm CMOS technology
    Li, E
    Rosenbaum, E
    Tao, J
    Yeap, GCF
    Lin, MR
    Fang, P
    [J]. 1999 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 37TH ANNUAL, 1999, : 253 - 258
  • [4] Device innovation and material challenges at the limits of CMOS technology
    Solomon, PM
    [J]. ANNUAL REVIEW OF MATERIALS SCIENCE, 2000, 30 : 681 - 697
  • [5] 0.25 mu m CMOS/SIMOX device technology
    Tsuchiya, T
    Ohno, T
    Kado, Y
    Nakashima, S
    [J]. NTT REVIEW, 1997, 9 (04): : 78 - 87
  • [6] A 0.15 μm CMOS foundry technology with 0.1 μm devices for high performance applications
    Diaz, CH
    Chang, M
    Chen, W
    Chiang, M
    Su, H
    Chang, S
    Lu, P
    Hu, C
    Pan, K
    Yang, C
    Chen, L
    Su, C
    Wu, C
    Wang, CH
    Wang, CC
    Shih, J
    Hsieh, H
    Tao, H
    Jang, S
    Yu, M
    Shue, S
    Chen, B
    Chang, T
    Hou, C
    Liew, BK
    Lee, KW
    Sun, YC
    [J]. 2000 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2000, : 146 - 147
  • [7] Technology challenges for integration near and below 0.1 mu m
    Asai, S
    Wada, Y
    [J]. PROCEEDINGS OF THE IEEE, 1997, 85 (04) : 505 - 520
  • [8] The investigation of key technologies for sub-0.1-μm CMOS device fabrication
    Xu, QX
    Qian, H
    Yin, HX
    Jia, L
    Ji, HH
    Chen, BQ
    Zhu, YJ
    Liu, M
    Han, ZS
    Hu, HZ
    Qiu, YL
    Wu, DX
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2001, 48 (07) : 1412 - 1420
  • [9] Integration challenges of 0.1μm CMOS Cu/low-k interconnects
    Yu, KC
    Werking, J
    Prindle, C
    Kiene, M
    Ng, MF
    Wilson, B
    Singhal, A
    Stephens, T
    Huang, F
    Sparks, T
    Aminpur, M
    Linville, J
    Denning, D
    Brennan, B
    Shahvandi, I
    Wang, C
    Flake, J
    Chowdhury, R
    Svedberg, L
    Solomentsev, Y
    Kim, S
    Cooper, K
    Usmani, S
    Smith, D
    Olivares, M
    Carter, R
    Eggenstein, B
    Strozewski, K
    Junker, K
    Goldberg, C
    Filipiak, S
    Martin, J
    Grove, N
    Ramani, N
    Ryan, T
    Mueller, J
    Guvenilir, A
    Zhang, D
    Ventzek, P
    Wang, V
    Lii, T
    King, C
    Crabtree, P
    Farkas, J
    Iacoponi, J
    Pellerin, J
    Melnick, B
    Woo, M
    Weitzman, E
    [J]. PROCEEDINGS OF THE IEEE 2002 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2002, : 9 - 11
  • [10] Device design, fabrication and characterization of 0.8 μm CMOS technology
    Ting, TH
    Ahmad, MR
    Chye, RKJ
    Wagiran, R
    Suparjo, BS
    [J]. ICSE'98: 1998 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS, PROCEEDINGS, 1998, : 147 - 151
12345