Reducing cache miss ratio for routing prefix cache

被引:0
|
作者
Liu, H [1 ]
机构
[1] Stanford Univ, Dept Elect Engn, Stanford, CA 94305 USA
关键词
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Because of rapid increase in link capacity, an Internet router has to complete routing lookup function in a much shorter amount of time in order to keep up with the line rate. Many fast routing lookup algorithms have been proposed in the past. Because most of them require some memory accesses, their lookup speed is limited by memory. access speed. IF address caching has been used to improve upon existing routing lookup algorithms by storing the most recently referenced IP address. Most recently, Routing Prefix caching has. been proposed to increase caching effectiveness. In this paper, we evaluate techniques to further reduce cache miss ratio, thereby, increase caching effectiveness for a routing prefix cache. We first study the effect of routings table compaction, which reduces the routing table size. Then we propose and evaluate a new cache replacement policy that outperforms both least recently used and least frequently used replacement policy. The experiment result shows that up to 39% percent reduction in cache miss ratio could be achieved. It further proves that routing prefix cache has the potential to greatly outperform IP address cache.
引用
收藏
页码:2323 / 2327
页数:5
相关论文
共 50 条
  • [1] Greedy Prefix Cache for IP Routing Lookups
    Huang, Zhuo
    Liu, Gang
    Peir, Jih-Kwon
    [J]. 2009 10TH INTERNATIONAL SYMPOSIUM ON PERVASIVE SYSTEMS, ALGORITHMS, AND NETWORKS (ISPAN 2009), 2009, : 92 - 97
  • [2] Reducing DRAM Cache Access in Cache Miss via an Effective Predictor
    Wang, Qi
    Xing, Yanzhen
    Wang, Donghui
    [J]. PROCEEDINGS OF 2016 IEEE 7TH INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING AND SERVICE SCIENCE (ICSESS 2016), 2016, : 501 - 504
  • [3] Reducing multithreaded frame cache miss ratio by prefetching and working frame set scheduling
    Choi, J
    Ha, SH
    Jhon, C
    [J]. 1996 IEEE SECOND INTERNATIONAL CONFERENCE ON ALGORITHMS & ARCHITECTURES FOR PARALLEL PROCESSING, ICA3PP'96, PROCEEDINGS OF, 1996, : 479 - 486
  • [4] DISK CACHE - MISS RATIO ANALYSIS AND DESIGN CONSIDERATIONS
    SMITH, AJ
    [J]. ACM TRANSACTIONS ON COMPUTER SYSTEMS, 1985, 3 (03): : 161 - 203
  • [5] DISK CACHE - MISS RATIO ANALYSIS AND DESIGN CONSIDERATIONS
    SMITH, AJ
    [J]. PERFORMANCE EVALUATION, 1983, 3 (04) : 314 - 315
  • [6] MULTI-PROGRAMMING MISS RATIO IN CACHE MEMORIES
    WITTE, J
    [J]. SIEMENS FORSCHUNGS-UND ENTWICKLUNGSBERICHTE-SIEMENS RESEARCH AND DEVELOPMENT REPORTS, 1979, 8 (03): : 157 - 161
  • [7] Fast Miss Ratio Curve Modeling for Storage Cache
    Hu, Xiameng
    Wang, Xiaolin
    Zhou, Lan
    Luo, Yingwei
    Wang, Zhenlin
    Ding, Chen
    Ye, Chencheng
    [J]. ACM TRANSACTIONS ON STORAGE, 2018, 14 (02)
  • [8] DISK CACHE - MISS RATIO ANALYSIS AND DESIGN CONSIDERATIONS - REMARK
    SMITH, AJ
    [J]. ACM TRANSACTIONS ON COMPUTER SYSTEMS, 1987, 5 (01): : 93 - 93
  • [9] Reducing the Overall Cache Miss Rate Using Different Cache Sizes for Heterogeneous Multi-Core Processors
    Silva, Bruno de Abreu
    Cuminato, Lucas Albers
    Bonato, Vanderlei
    [J]. 2012 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2012,
  • [10] Refining Cache Behavior Prediction Using Cache Miss Paths
    Nagar, Kartik
    Srikant, Y. N.
    [J]. ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2017, 16 (04)