Recurrent neural networks models for analyzing single and multiple transient faults in combinational circuits*

被引:5
|
作者
Farjaminezhad, Rasoul [1 ]
Safari, S. [2 ]
Moghadam, Amir Masood Eftekhari [1 ]
机构
[1] Islamic Azad Univ, Fac Comp & Informat Technol Engn, Qazvin Branch, Qazvin, Iran
[2] Univ Tehran, Sch Elect & Comp Engn, Tehran, Iran
来源
MICROELECTRONICS JOURNAL | 2021年 / 112卷
关键词
Soft error; Transient faults; Recurrent neural networks; SOFT-ERROR-RATE; PROBABILITY;
D O I
10.1016/j.mejo.2021.104993
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Transient faults analysis is an important step in circuits designing flow. By a fast and accurate scrutiny, it is possible to achieve a cost-effective and soft error tolerant system. In this paper, an efficient and accurate approach is presented to estimate the shapes of transient faults when they are propagating through the gate-level circuits. To provide a reliable prediction of how the shape of a transient fault occurring in a circuit will be, a new method based on recurrent neural networks (RNNs) is proposed. This method can make a confident estimation of the effects that the single/multiple transient faults leave while propagating through a combinational circuit. Results for a sample of 32-bit carry propagation adder shows 22x speed-up with a mean of 0.82 penalty in accuracy loss, compared to the HSPICE simulator.
引用
收藏
页数:12
相关论文
共 50 条
  • [1] Multiple Transient Faults in Combinational and Sequential Circuits: A Systematic Approach
    Miskov-Zivanov, Natasa
    Marculescu, Diana
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2010, 29 (10) : 1614 - 1627
  • [2] DIAGNOSIS OF MULTIPLE FAULTS IN COMBINATIONAL CIRCUITS
    KAJITANI, K
    TEZUKA, Y
    KASAHARA, Y
    ELECTRONICS & COMMUNICATIONS IN JAPAN, 1969, 52 (04): : 123 - +
  • [3] On diagnosing multiple stuck-at faults using multiple and single fault simulation in combinational circuits
    Takahashi, H
    Boateng, KO
    Saluja, KK
    Takamatsu, Y
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2002, 21 (03) : 362 - 368
  • [4] Statistical analysis of multiple intermittent faults in combinational circuits
    AbdElBarr, MH
    Ansari, SI
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1996, 80 (05) : 647 - 660
  • [5] DETECTION OF MULTIPLE FAULTS IN COMBINATIONAL LOGIC NETWORKS
    KOHAVI, I
    KOHAVI, Z
    IEEE TRANSACTIONS ON COMPUTERS, 1972, C 21 (06) : 556 - &
  • [6] Multiple Transient Faults in Combinational Logic with Placement Considerations
    Paliaroutis, Georgios Ioannis
    Tsoumanis, Pelopidas
    Evmorfopoulos, Nestor
    Dimitriou, George
    Stamoulis, Georgios I.
    2019 8TH INTERNATIONAL CONFERENCE ON MODERN CIRCUITS AND SYSTEMS TECHNOLOGIES (MOCAST), 2019,
  • [7] TESTING FOR SINGLE FAULTS IN MODULAR COMBINATIONAL NETWORKS
    SAVIR, J
    JOURNAL OF DESIGN AUTOMATION & FAULT-TOLERANT COMPUTING, 1979, 3 (02): : 69 - 82
  • [8] A METHOD OF GENERATING TESTS FOR COMBINATIONAL-CIRCUITS WITH MULTIPLE FAULTS
    TAKAHASHI, H
    IUCHI, N
    TAKAMAISU, Y
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1992, E75D (04) : 569 - 576
  • [9] Method of diagnosing multiple stuck-at-faults in combinational circuits
    Yamada, Teruhiko
    Hamada, Shuji
    Matsumoto, Tatsuo
    Takahashi, Toshihiko
    Nakayama, Takao
    Systems and Computers in Japan, 1991, 22 (11) : 21 - 30
  • [10] On the Synthesis of Unidirectional Combinational Circuits Detecting All Single Faults
    Sapozhnikov, Valery
    Sapozhnikov, Vladimir
    Efanov, Dmitry
    Blyudov, Anton
    2014 IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS), 2014,