共 50 条
- [1] Computation of AB2 multiplication in GF(2m) using low-complexity systolic architecture [J]. IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 2003, 150 (02): : 119 - 123
- [2] New AB2 multiplier over GF(2m) using cellular automata [J]. COMPUTERS AND THEIR APPLICATIONS, 2003, : 283 - 286
- [5] Design of new AB2 multiplier over GF(2m) using cellular automata [J]. IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 2004, 151 (02): : 88 - 92
- [7] Low-complexity systolic multiplier over GF(2m) using weakly dual basis [J]. APCCAS 2002: ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, 2002, : 367 - 372
- [10] Digit-serial AB2 systolic architecture in GF(2m) [J]. IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 2005, 152 (06): : 608 - 614