Voltage-Control Spintronics Memory Having Potentials for High-Density and High-Speed Applications

被引：0
|
作者：
Yoda, Hiroaki [1 ]
机构：
[1] Toshiba Co Ltd, Tokyo, Japan
来源：
2018 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATION (VLSI-TSA) | 2018年
关键词：
D O I：
暂无
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
引用
收藏
页数：1
相关论文
共 50 条
  • [1] High-Speed Voltage-Control Spintronics Memory (High-Speed VoCSM)
    Yoda, H.
    Sugiyama, H.
    Inokuchi, T.
    Kato, Y.
    Ohsawa, Y.
    Abe, K.
    Shimomura, N.
    Saito, Y.
    Shirotori, S.
    Koi, K.
    Altansargai, B.
    Oikawa, S.
    Shimizu, M.
    Ishikawa, M.
    Ikegami, K.
    Kamiguchi, Y.
    Fujita, S.
    Kurobe, A.
    [J]. 2017 IEEE 9TH INTERNATIONAL MEMORY WORKSHOP (IMW), 2017, : 165 - 168
  • [2] Voltage-Control Spintronics Memory (VoCSM) Having Potentials of Ultra-Low Energy-Consumption and High-Density
    Yoda, H.
    Shimomura, N.
    Ohsawa, Y.
    Shirotori, S.
    Kato, Y.
    Inokuchi, T.
    Kamiguchi, Y.
    Altansargai, B.
    Saito, Y.
    Koi, K.
    Sugiyama, H.
    Oikawa, S.
    Shimizu, M.
    Ishikawa, M.
    Ikegami, K.
    Kurobe, A.
    [J]. 2016 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2016,
  • [3] High-speed voltage-control spintronics memory focused on reduction in write current
    Sugiyama, H.
    Yoda, H.
    Koi, K.
    Oikawa, S.
    Altansargai, B.
    Inokuchi, T.
    Shirotori, S.
    Shimizu, M.
    Kato, Y.
    Ohsawa, Y.
    Ishikawa, M.
    Tiwari, A.
    Shimomura, N.
    Saito, Y.
    Kurobe, A.
    [J]. 2017 17TH NON-VOLATILE MEMORY TECHNOLOGY SYMPOSIUM (NVMTS), 2017,
  • [4] High-speed Voltage Control Spintronics Memory (VoCSM) Having Broad Design Windows
    Shimomura, Naoharu
    Yoda, Hiroaki
    Inokuchi, Tomoaki
    Koi, Katsuhiko
    Sugiyama, Hideyuki
    Kato, Yushi
    Ohsawa, Yuichi
    Buyandalai, Altansargai
    Shirotori, Satoshi
    Oikawa, Soichi
    Shimizu, Mariko
    Ishikawa, Mizue
    Ajay, Tiwari
    Kurobe, Atsushi
    [J]. 2018 IEEE SYMPOSIUM ON VLSI CIRCUITS, 2018, : 83 - 84
  • [5] HIGH-SPEED HIGH-DENSITY CONTROL STORE.
    Creamer, M.K.
    [J]. IBM Technical Disclosure Bulletin, 1976, 18 (08): : 2478 - 2486
  • [6] HIGH-SPEED AND HIGH-DENSITY STATIC INDUCTION TRANSISTOR MEMORY
    NISHIZAWA, JI
    TAMAMUSHI, T
    MOCHIDA, Y
    NONAKA, T
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1978, 13 (05) : 622 - 634
  • [7] Design of two-terminal PNPN diode for high-density and high-speed memory applications
    童小东
    吴昊
    梁擎擎
    钟会才
    朱慧珑
    赵超
    叶甜春
    [J]. Journal of Semiconductors, 2014, (01) : 55 - 59
  • [8] Design of two-terminal PNPN diode for high-density and high-speed memory applications
    Tong Xiaodong
    Wu Hao
    Liang Qingqing
    Zhong Huicai
    Zhu Huilong
    Zhao Chao
    Ye Tianchun
    [J]. JOURNAL OF SEMICONDUCTORS, 2014, 35 (01)
  • [9] Design of two-terminal PNPN diode for high-density and high-speed memory applications
    童小东
    吴昊
    梁擎擎
    钟会才
    朱慧珑
    赵超
    叶甜春
    [J]. Journal of Semiconductors, 2014, 35 (01) : 55 - 59
  • [10] A flexible gate array architecture for high-speed and high-density applications
    Gallia, JD
    Landers, RJ
    Shaw, CH
    Blake, TGW
    Banzhaf, W
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (03) : 430 - 436
12345