FORMAL DESIGN OF ASYNCHRONOUS FAULT DETECTION AND IDENTIFICATION COMPONENTS USING TEMPORAL EPISTEMIC LOGIC

被引:9
|
作者
Bozzano, Marco [1 ]
Cimatti, Alessandro [1 ]
Gario, Marco [1 ]
Tonetta, Stefano [1 ]
机构
[1] Fdn Bruno Kessler, Trento, Italy
关键词
Fault Detection and Identification; Diagnoser Synthesis; Model Checking; Temporal Epistemic Logic;
D O I
10.2168/LMCS-11(4:4)2015
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Autonomous critical systems, such as satellites and space rovers, must be able to detect the occurrence of faults in order to ensure correct operation. This task is carried out by Fault Detection and Identification (FDI) components, that are embedded in those systems and are in charge of detecting faults in an automated and timely manner by reading data from sensors and triggering predefined alarms. The design of effective FDI components is an extremely hard problem, also due to the lack of a complete theoretical foundation, and of precise specification and validation techniques. In this paper, we present the first formal approach to the design of FDI components for discrete event systems, both in a synchronous and asynchronous setting. We propose a logical language for the specification of FDI requirements that accounts for a wide class of practical cases, and includes novel aspects such as maximality and trace-diagnosability. The language is equipped with a clear semantics based on temporal epistemic logic, and is proved to enjoy suitable properties. We discuss how to validate the requirements and how to verify that a given FDI component satisfies them. We propose an algorithm for the synthesis of correct-by-construction FDI components, and report on the applicability of the design approach on an industrial case-study coming from aerospace.
引用
收藏
页数:33
相关论文
共 50 条
  • [1] Asynchronous Motors Fault Detection Using ANN and Fuzzy Logic Methods
    Lashkari, Negin
    Azgomi, Hamid Fekri
    Poshtam, Javad
    Poshtan, Majid
    [J]. 2016 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION (ECCE), 2016,
  • [2] Formal Specification and Runtime Detection of Temporal Properties for Asynchronous Context
    Wei, Hengfeng
    Huang, Yu
    Cao, Jiannong
    Ma, Xiaoxing
    Lu, Jian
    [J]. 2012 IEEE INTERNATIONAL CONFERENCE ON PERVASIVE COMPUTING AND COMMUNICATIONS (PERCOM), 2012, : 30 - 38
  • [3] AUTOMATIC VERIFICATION OF ASYNCHRONOUS CIRCUITS USING TEMPORAL LOGIC
    DILL, DL
    CLARKE, EM
    [J]. IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1986, 133 (05): : 276 - 282
  • [4] HIERARCHICAL VERIFICATION OF ASYNCHRONOUS CIRCUITS USING TEMPORAL LOGIC
    MISHRA, B
    CLARKE, E
    [J]. THEORETICAL COMPUTER SCIENCE, 1985, 38 (2-3) : 269 - 291
  • [5] DESIGN OF ASYNCHRONOUS FINITE AUTOMATA WITH FAULT-DETECTION
    SAPOZHNIKOV, VV
    SAPOZHNIKOV, VV
    TROKHOV, VG
    [J]. AUTOMATION AND REMOTE CONTROL, 1977, 38 (04) : 570 - 577
  • [6] Application of real-time temporal logic to design fault detection in responsive communication protocols
    Nagano, S
    Fujita, H
    Kakuda, Y
    Kikuno, T
    [J]. SEVENTH ASIAN TEST SYMPOSIUM (ATS'98), PROCEEDINGS, 1998, : 408 - 412
  • [7] Spyware Detection using Temporal Logic
    Fasano, Fausto
    Martinelli, Fabio
    Mercaldo, Francesco
    Nardone, Vittoria
    Santone, Antonella
    [J]. PROCEEDINGS OF THE 5TH INTERNATIONAL CONFERENCE ON INFORMATION SYSTEMS SECURITY AND PRIVACY (ICISSP), 2019, : 690 - 699
  • [8] FORMAL VERIFICATION OF SPEED-DEPENDENT ASYNCHRONOUS CIRCUITS USING SYMBOLIC MODEL CHECKING OF BRANCHING TIME REGULAR TEMPORAL LOGIC
    HAMAGUCHI, K
    HIRAISHI, H
    YAJIMA, S
    [J]. LECTURE NOTES IN COMPUTER SCIENCE, 1992, 575 : 410 - 420
  • [9] Formal behavior verification of HLA federations using temporal logic
    Brade, D
    [J]. MODELLING AND SIMULATION 2002, 2002, : 273 - 277
  • [10] Application of formal methods to biological regulatory networks: extending Thomas' asynchronous logical approach with temporal logic
    Bernot, G
    Comet, JP
    Richard, A
    Guespin, J
    [J]. JOURNAL OF THEORETICAL BIOLOGY, 2004, 229 (03) : 339 - 347