An SDR inspired design for the FPGA implementation of 802.11a baseband system

被引:0
|
作者
Coulton, P [1 ]
Carline, D [1 ]
机构
[1] Univ Lancaster, Dept Commun Syst, Lancaster LA1 4YR, England
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Software Defined Radio (SDR) technologies and concepts have become one of the most important topics of research particularly in communications as it aims to deliver greater platform flexibility when compared with conventional radio technology. Field Programmable Gate Arrays (FPGA)s have been suggested as an enabling technology for the hardware platform of an offered was SDR system although the programmability of relatively course grained in that designs could only be altered through a complex set of software tools with the whole device having to be reprogrammed to change its operation. The SelectMAP interlace of the Xilinx Virtex FPGA introduced a means where the configuration data applied represents only a fraction of a full configuration file. However, the flexibility is restricted and, in order to maximise flexibilty the hardware platform functional objects must relate themselves to both the architecture of the device and the requirements of other objects implemented within the device. In this paper we define SDR functional objects suitable for implementation on an FPGA and provide an example of applying these techniques to the part of the 802.11a baseband definition that offers variable coding and modulation.
引用
收藏
页码:470 / 475
页数:6
相关论文
共 50 条
  • [1] An IEEE 802.11a baseband receiver implementation on an application specific processor
    Eberli, S.
    Burg, A.
    Boesch, T.
    Fichtner, W.
    2007 50TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 2007, : 1066 - 1069
  • [2] DESIGN AND IMPLEMENTATION OF IEEE 802.16 BASEBAND SYSTEM ON FPGA
    Gu, Chen
    Li, Xu
    PROCEEDINGS OF 2011 INTERNATIONAL CONFERENCE ON COMMUNICATION TECHNOLOGY AND APPLICATION, ICCTA2011, 2011, : 872 - 876
  • [3] Power Efficient SDR Implementation of IEEE 802.11a/p Physical Layer
    Daniele Lo Iacono
    Teo Cupaiuolo
    Journal of Signal Processing Systems, 2013, 73 : 281 - 289
  • [4] Power Efficient SDR Implementation of IEEE 802.11a/p Physical Layer
    Lo Iacono, Daniele
    Cupaiuolo, Teo
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2013, 73 (03): : 281 - 289
  • [5] Baseband system design for a multi-mode 802.11a/b wireless LAN adapter
    Barton, ME
    IEEE SOUTHEASTCON 2002: PROCEEDINGS, 2002, : 322 - 325
  • [6] GALSification of IEEE 802.11a baseband processor
    Krstic, M
    Grass, E
    INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2004, 3254 : 258 - 267
  • [7] Design and implementation of the VLC digital baseband system based on FPGA
    Wang H.
    Niu S.
    Shi H.
    Wang P.
    Guo L.
    Liu Z.
    Xi'an Dianzi Keji Daxue Xuebao/Journal of Xidian University, 2022, 49 (04): : 31 - 38
  • [8] A full-rate software implementation of an IEEE 802.11A compliant digital baseband transmitter
    Meeuwsen, MJ
    Sattari, O
    Baas, BM
    2004 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS DESIGN AND IMPLEMENTATION, PROCEEDINGS, 2004, : 124 - 129
  • [9] REAL-TIME SOFTWARE IMPLEMENTATION OF AN IEEE 802.11A BASEBAND RECEIVER ON INTEL MULTICORE
    Berger, Christian R.
    Arbatov, Volodymyr
    Voronenko, Yevgen
    Franchetti, Franz
    Pueschel, Markus
    2011 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, 2011, : 1693 - 1696
  • [10] Design and performance evaluation of IEEE 802.11a SDR software implemented on a reconfigurable processor
    Akabane, K
    Shiba, H
    Matsui, M
    Kobayashi, K
    Araki, K
    IEICE TRANSACTIONS ON COMMUNICATIONS, 2005, E88B (11) : 4163 - 4169