Reducing Lead-free Soldering Failures Caused by Printed Circuit Board Shrinkage

被引:0
|
作者
Geczy, A. [1 ]
Tersztyanszky, L. [2 ]
Illes, B. [1 ]
Kemler, A. [2 ]
Szabo, A. [2 ]
机构
[1] Budapest Univ Technol & Econ, Dept Elect Technol, Budapest Egry J U 18 V1, H-1111 Budapest, Hungary
[2] MSE2 E, Robert Bosch Kft, H-3000 Robert Bosch, Hungary
关键词
Printed circuit board; shrinkage; tombstone; bridging; automotive electronics;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The paper presents a novel approach on an emerging problem in lead-free reflow soldering technology. The trend of miniaturized SMD device application and the increasing component density cause newfound problems during the reflow process. In this work, the issue of Printed Circuit Board (PCB) shrinkage is inspected in the environment of automotive electronics production. The shrinkage effect results in linear offset on the double sided PCB along the (XY) dimensions during stencil printing of the second reflow pass. The observed phenomenon causes tombstone and bridging failures on specific fine-pitch SMD components. To investigate and obtain deeper understanding of the phenomenon, a new method was developed for the measurement of shrinkage. The novel measurement method is evaluated with a less-productive, but more precise measurement device. With the collected data it is possible to approximate the overall shrinkage of the given product. After introducing a compensation step on the stencil design (based on the measurements), it is possible to significantly reduce the quantity of failures caused by the shrinkage.
引用
收藏
页码:65 / 68
页数:4
相关论文
共 50 条
  • [1] Comparison of Printed Circuit Board Property Variations in Response to Simulated Lead-Free Soldering
    Sood, Bhanu
    Sanapala, Ravikumar
    Das, Diganta
    Pecht, Michael
    Huang, C. Y.
    Tsai, M. Y.
    IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, 2010, 33 (02): : 98 - 111
  • [2] Investigating and compensating printed circuit board shrinkage induced failures during reflow soldering
    Geczy, Attila
    Fejos, Marta
    Tersztyanszky, Laszlo
    SOLDERING & SURFACE MOUNT TECHNOLOGY, 2015, 27 (02) : 61 - 68
  • [3] Printed circuit boards for lead-free soldering: materials and failure mechanisms
    Johander, Per
    Tegehall, Per-Erik
    Osman, Abelrahim Ahmed
    Wetter, Goran
    Andersson, Dag
    CIRCUIT WORLD, 2007, 33 (02) : 10 - 16
  • [4] RELIABILITY ASSESSMENT FOR PRINTED CIRCUIT BOARD IN LEAD-FREE PROCESS
    Huang, Chien-Yi
    Ku, Chen-Liang
    Hsieh, Hao-Chun
    Chien, Tzu-Min
    Huang, Hui-Hua
    IPACK 2009: PROCEEDINGS OF THE ASME INTERPACK CONFERENCE 2009, VOL 1, 2010, : 293 - 299
  • [5] Effect of Lead-free Soldering on Key Material Properties of FR-4 Printed Circuit Board Laminates
    Sanapala, Ravikumar
    Sood, Bhanu
    Das, Diganta
    Pecht, Michael
    Huang, C. Y.
    Tsai, M. Y.
    2008 EMAP CONFERENCE PROCEEDINGS, 2008, : 195 - +
  • [6] Effect of Lead-Free Soldering on Key Material Properties of FR-4 Printed Circuit Board Laminates
    Sanapala, Ravikumar
    Sood, Bhanu
    Das, Diganta
    Pecht, Michael
    IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, 2009, 32 (04): : 272 - 280
  • [7] Investigating Printed Circuit Board Shrinkage During Reflow Soldering
    Geczy, Attila
    Fejos, Marta
    Tersztyanszky, Laszlo
    Kemler, Andras
    Szabo, Andras
    PROCEEDINGS OF THE 2014 37TH INTERNATIONAL SPRING SEMINAR ON ELECTRONICS TECHNOLOGY (ISSE) - ADVANCES IN ELECTRONIC SYSTEM INTEGRATION, 2014, : 219 - 224
  • [8] An optimizing method of printed wiring board design compatible with lead-free soldering
    Shunichi, K
    Mitsutaka, Y
    Kenji, I
    Osamu, H
    Electronics Goes Green 2004 (Plus): Driving Forces for Future Electronics, Proceedings, 2004, : 387 - 392
  • [9] Effects of printed circuit board materials on lead-free interconnect durability
    Qi, Haiyu
    Ganesan, Sanka
    Wu, Ji
    Pecht, Michael
    Matkowski, Przemyslaw
    Felba, Jan
    POLYTRONIC 2005, PROCEEDINGS, 2005, : 140 - 144
  • [10] Vibration Fatigue Analysis of Lead-Free CSP Assemblies on Printed Circuit Board
    Nawghane, Chinmay
    Vandevelde, Bart
    Labie, Riet
    Allaert, Bart
    Lauwaert, Ralph
    Vanhee, Filip
    Pissoort, Davy
    De Wolf, Ingrid
    Mehner, Jan
    2018 19TH INTERNATIONAL CONFERENCE ON THERMAL, MECHANICAL AND MULTI-PHYSICS SIMULATION AND EXPERIMENTS IN MICROELECTRONICS AND MICROSYSTEMS (EUROSIME), 2018,