Scaling of nonvolatile memories to nanoscale feature sizes

被引:0
|
作者
Mikolajick, T. [1 ]
Nagel, N. [1 ]
Riedel, S. [1 ]
Mueller, T. [1 ]
Kuesters, K.-H. [1 ]
机构
[1] Qimonda Dresden GmbH & Co, OHG, Technol Ctr Flash QD TC FL, Dresden, Germany
来源
MATERIALS SCIENCE-POLAND | 2007年 / 25卷 / 01期
关键词
nonvolatile memories; flash memories; NAND; NOR; organic memories; molecular memories;
D O I
暂无
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
The market for nonvolatile memory devices is growing rapidly. Today, the vast majority of nonvolatile memory devices are based on the floating gate device which is facing serious scaling limitations. Material innovations currently under investigation to extend the scalability of floating gate devices are discussed. An alternative path is to replace the floating gate by a charge trapping material. The combination of charge trapping and localized channel hot electron injection allows storing two physically separated bits in one memory cell. The current status and prospects of charge trapping devices are reviewed, demonstrating their superior scalability. Floating gate as well as charge trapping memory cells suffer from severe performance limitations with respect to write and erase speed and endurance driving system overhead. A memory that works like random access memory and is nonvolatile would simplify system design. This, however, calls for new switching effects that are based on integrating new materials into the memory cell. An outlook to memory concepts that use ferroelectric switching, magnetic switching, phase change, or other resistive switching effects is given, illustrating how the integration of new materials may solve the limitations of today's semiconductor memory concepts.
引用
收藏
页码:33 / 43
页数:11
相关论文
共 50 条
  • [1] Nanoscale orientations of ferroelectric BLT films for nonvolatile semiconductor memories
    Seo, BI
    Park, NJ
    Kim, SJ
    Oh, YH
    Yang, B
    JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2004, 45 (05) : 1313 - 1316
  • [2] Scaling Effects in Highly Scaled Commercial Nonvolatile Flash Memories
    Irom, Farokh
    Nguyen, Duc N.
    Allen, Gregory R.
    Zajac, Stephanie A.
    2012 IEEE RADIATION EFFECTS DATA WORKSHOP (REDW), 2012,
  • [3] SCALING OF MOS TECHNOLOGY TO SUBMICROMETER FEATURE SIZES
    MEAD, CA
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 1994, 6 (01) : 9 - 25
  • [4] SCALING OF MOS TECHNOLOGY TO SUBMICROMETER FEATURE SIZES
    MEAD, CA
    JOURNAL OF VLSI SIGNAL PROCESSING, 1994, 8 (01): : 9 - 25
  • [5] NONVOLATILE MEMORIES
    MARKOWITZ, MC
    EDN, 1989, 34 (18) : 94 - &
  • [6] NONVOLATILE MEMORIES
    MYRVAAGNES, R
    ELECTRONIC PRODUCTS MAGAZINE, 1989, 32 (06): : 79 - 81
  • [7] NONVOLATILE MEMORIES
    KANTOR, R
    MINI-MICRO SYSTEMS, 1978, 11 (12): : 12 - 12
  • [8] Emerging Nonvolatile Memories to Go Beyond Scaling Limits of Conventional CMOS Nanodevices
    Wang, Lei
    Yang, CiHui
    Wen, Jing
    Gai, Shan
    JOURNAL OF NANOMATERIALS, 2014, 2014
  • [9] MEMORIES GAIN IN SMARTS, DENSITY, AND SPEED AS FEATURE SIZES SHRINK
    YOSHIZAWA, R
    ELECTRONIC DESIGN, 1988, 36 (01) : 126 - 126
  • [10] A concept for nonvolatile memories
    Shum, K
    Zhou, JQ
    Zhang, W
    Zeng, LF
    Tamargo, MC
    APPLIED PHYSICS LETTERS, 1997, 71 (17) : 2487 - 2489