Hardware implementation of antenna array system for maximum SLL reduction

被引:4
|
作者
Hussein, Amr H. [1 ]
Metawe'e, Mohamed A. [2 ]
Abdullah, Haythem H. [3 ]
机构
[1] Tanta Univ, Fac Engn, Elect & Elect Commun Engn Dept, Tanta, Egypt
[2] Delta Univ Sci & Technol, Fac Engn, Commun & Comp Engn Dept, Gamasa, Egypt
[3] Elect Res Inst, Giza, Egypt
关键词
Antenna array; Beamforming; Power divider; Side lobe level;
D O I
10.1016/j.jestch.2016.11.014
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Side lobe level (SLL) reduction has a great importance in recent communication systems. It is considered as one of the most important applications of digital beamforming since it reduces the effect of interference arriving outside the main lobe. This interference reduction increases the capacity of the communication systems. In this paper, the hardware implementation of an antenna array system for SLL reduction is introduced using microstrip technology. The proposed antenna array system consists of two main parts, the antenna array, and its feeding network. Power dividers play a vital role in various radio frequency and communication applications. A power divider can be utilized as a feeding network of an antenna array. For the synthesis of a radiation pattern, an unequal-split power divider is required. A new design for a four ports unequal circular sector power divider and its application to antenna array SLL reduction is introduced. The amplitude and phase of the signals emerging from each power divider branch are adjusted using stub and inset matching techniques. These matching techniques are used to adjust the branches impedances according to the desired power ratio. The design of the antenna array and the power divider are made using the software package CST MICROWAVE STUDIO. The power divider is realized on Rogers R03010 substrate with dielectric constant epsilon(r) = 10.2, loss tangent of 0.0035, and height h = 1.28 mm. In addition, a design for ultra-wide band (UWB) antenna element and array are introduced. The antenna elements and the array are realized on the FR4 (lossy) substrate with dielectric constant epsilon(r) = 4.5, loss tangent of 0.025, and height h = 1.5 mm. The fabrication is done using thin film technology and photolithographic technique. The experimental measurements are done using the vector network analyzer (VNA HP8719Es). Good agreement is found between the measurements and the simulation results. (C) 2016 Karabuk University. Publishing services by Elsevier B.V.
引用
收藏
页码:965 / 972
页数:8
相关论文
共 50 条
  • [1] Hardware Implementation of Directional Modulation System with a 2 Element Antenna Array
    Mufti, Saad
    Parron, Josep
    Tennant, Alan
    2017 11TH EUROPEAN CONFERENCE ON ANTENNAS AND PROPAGATION (EUCAP), 2017, : 3239 - 3242
  • [2] Simple SLL Reduction Method for an SIW Longitudinal Slot Array Antenna
    Seo, Deokjin
    Choi, Junmo
    Ryu, Jongin
    Jung, Kyung-Young
    IEEE ACCESS, 2024, 12 : 146359 - 146365
  • [3] Novel Design Techniques for the Fermat Spiral in Antenna Arrays, for Maximum SLL Reduction
    Encino, Kleiverg
    Panduro, Marco A.
    Reyna, Alberto
    Covarrubias, David H.
    MICROMACHINES, 2022, 13 (11)
  • [4] SLL reduction of slot array antenna by artificial magnetic conductor side walls
    Esmaeli, S. H.
    Sedighy, S. H.
    ELECTRONICS LETTERS, 2016, 52 (18) : 1513 - U60
  • [5] Analysis, Optimization, and Hardware Implementation of Dipole Antenna Array for Wireless Applications
    Abdul Malek, Norun
    Seager, Rob D.
    Flint, James A.
    Zainal Abidin, Zuhairiah
    INTERNATIONAL JOURNAL OF ANTENNAS AND PROPAGATION, 2022, 2022
  • [6] Hardware Implementation of a Direction Dependent Antenna Modulation System
    Mufti, Saad
    Tennant, Alan
    Parron, Josep
    2016 IEEE ANTENNAS AND PROPAGATION SOCIETY INTERNATIONAL SYMPOSIUM, 2016, : 1151 - 1152
  • [7] Synthesis of Conformal Phased Array Antenna withImproved SLL
    Mandava, Sunitha
    Ram, Gopi
    Kumar, G. Arun
    2022 IEEE MICROWAVES, ANTENNAS, AND PROPAGATION CONFERENCE, MAPCON, 2022, : 1027 - 1031
  • [8] The implementation of a broadband adaptive array antenna system
    Hu, WD
    An, Y
    Lv, X
    Gao, BQ
    2003 INTERNATIONAL CONFERENCE ON COMMUNICATION TECHNOLOGY, VOL 1 AND 2, PROCEEDINGS, 2003, : 1895 - 1898
  • [9] Hardware implementation of a systolic antenna array signal processor based on cordic arithmetic
    Haller, B
    Streiff, M
    Fleisch, U
    Zimmermann, R
    1997 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS I - V: VOL I: PLENARY, EXPERT SUMMARIES, SPECIAL, AUDIO, UNDERWATER ACOUSTICS, VLSI; VOL II: SPEECH PROCESSING; VOL III: SPEECH PROCESSING, DIGITAL SIGNAL PROCESSING; VOL IV: MULTIDIMENSIONAL SIGNAL PROCESSING, NEURAL NETWORKS - VOL V: STATISTICAL SIGNAL AND ARRAY PROCESSING, APPLICATIONS, 1997, : 4141 - 4144
  • [10] Optimization of Linear Antenna Array for Low SLL and High Directivity
    Saleem, S. S.
    Ahmed, M. M.
    Rafique, U.
    Ahmed, U. F.
    PROCEEDINGS OF THE 2016 19TH INTERNATIONAL MULTI-TOPIC CONFERENCE (INMIC), 2016, : 229 - 234