Second generation video format conversion software for a digital signal processor

被引：6
|
作者：
Wittebrood, RB [1 ]
de Haan, G [1 ]
机构：
[1] Philips Res Labs, Eindhoven, Netherlands
来源：
IEEE TRANSACTIONS ON CONSUMER ELECTRONICS | 2000年 / 46卷 / 03期
关键词：
D O I：
10.1109/30.883462
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The second generation real-time high quality video format conversion (VFC) system for a digital signal processor (DSP) is presented. The software package implements motion estimation (ME), motion compensation, de-interlacing and film detection techniques. The quality of the VFC system approaches that of the dedicated ICs for VFC available for consumer television sets.
引用
收藏
页码：857 / 865
页数：9
相关论文
共 50 条
  • [1] Virtual digital signal processor for video
    不详
    [J]. INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 1995, 25 (04): : 348 - 349
  • [2] A software approach to high-quality video format conversion
    Bellers, EB
    Janssen, JGW
    Schutten, RJ
    [J]. ICCE: 2005 INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS, DIGEST OF TECHNICAL PAPERS, 2005, : 441 - 442
  • [3] DIGITAL SIGNAL SOFT-PROCESSOR FOR VIDEO PROCESSING
    Pristach, Marian
    Husar, Adam
    Fujcik, Lukas
    Hruska, Tomas
    Masarik, Karel
    [J]. ELECTRONIC DEVICES AND SYSTEMS: IMAPS CS INTERNATIONAL CONFERENCE 2011, 2011, : 180 - 185
  • [4] NEW DIGITAL SIGNAL PROCESSOR FOR VIDEO CAMERA SYSTEM
    NIKOH, H
    KOBAYASHI, M
    KUWAJIMA, T
    OHSAWA, K
    KITANO, Y
    SHIMIZU, T
    KANNO, K
    [J]. NEC RESEARCH & DEVELOPMENT, 1991, 32 (02): : 214 - 219
  • [5] Digital TV video format conversion by extendible inverse DCT
    Hsu, YF
    Chen, YC
    [J]. ISCE '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CONSUMER ELECTRONICS, 1997, : 206 - 209
  • [6] Data-adaptive digital video format conversion algorithms
    Schwendowius, J
    Arce, GR
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 1997, 7 (03) : 511 - 526
  • [7] A 2ND-GENERATION DIGITAL SIGNAL PROCESSOR
    ESSIG, D
    ERSKINE, C
    CAUDEL, E
    MAGAR, S
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1986, 21 (01) : 86 - 91
  • [8] A 2ND-GENERATION DIGITAL SIGNAL PROCESSOR
    ESSIG, D
    ERSKINE, C
    CAUDEL, E
    MAGAR, S
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1986, 33 (02): : 196 - 201
  • [9] A VIDEO DIGITAL SIGNAL PROCESSOR WITH A VECTOR-PIPELINE ARCHITECTURE
    AONO, K
    TOYOKURA, M
    ARAKI, T
    OHTANI, A
    KODAMA, H
    OKAMOTO, K
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (12) : 1886 - 1894
  • [10] A hardware/software cosynthesis system for digital signal processor cores
    Togawa, N
    Yanagisawa, M
    Ohtsuki, T
    [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1999, E82A (11) : 2325 - 2337
12345