Fame: A fast detailed placement algorithm for standard-cell layout based on mixed mincut and enumeration

被引:0
|
作者
Yao, B [1 ]
Hou, WT [1 ]
Hong, XL [1 ]
Cai, YC [1 ]
机构
[1] Tsing Hua Univ, Dept Comp Sci & Technol, Beijing 100084, Peoples R China
关键词
detailed placement; layout; VLSI; mincut; permutation;
D O I
暂无
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
Rapid progress in manufacturing burdens great challenges on VLSI physical design both in speed and performance. This paper presents a fast detailed placement algorithm, FAME, according to these demands. It inherits the optimal positions of cells given by a global placer and allocates exact position to each cell using local optimization. FM Mincut and local enumeration are used for optimizing the total wirelength respectively in y and x directions, and a two way mixed optimize flow are adopted to combine the two methods for a better performance. Furthermore, a better enumeration strategy is introduced to speed up the algorithm. An extension to deal with blockages in placement is also discussed. Experimental results show that FAME runs 4 times faster than RITUAL and achieves 5 percent shorter in total wire length on average.
引用
收藏
页码:616 / 621
页数:2
相关论文
共 30 条
  • [1] PAFLO: A fast standard-cell detailed placement algorithm
    Zhou, HB
    Wu, WM
    Hong, XL
    [J]. 2002 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS AND WEST SINO EXPOSITION PROCEEDINGS, VOLS 1-4, 2002, : 1401 - 1405
  • [2] Incremental placement algorithm for standard-cell layout
    Li, ZY
    Wu, WM
    Hong, XL
    Gu, J
    [J]. 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, PROCEEDINGS, 2002, : 883 - 886
  • [3] CEP: A clock-driven ECO placement algorithm for standard-cell layout
    Liu, Y
    Hong, XL
    Cai, YC
    Wu, WM
    [J]. 2001 4TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, 2001, : 118 - 121
  • [4] Detailed-Routing-Driven Analytical Standard-Cell Placement
    Huang, Chau-Chin
    Chiou, Chien-Hsiung
    Tseng, Kai-Han
    Chang, Yao-Wen
    [J]. 2015 20TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2015, : 378 - 383
  • [5] Optimal decoupling capacitor sizing and placement for standard-cell layout designs
    Su, HH
    Sapatnekar, SS
    Nassif, SR
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2003, 22 (04) : 428 - 436
  • [6] A Provably High-Probability White-Space Satisfaction Algorithm With Good Performance for Standard-Cell Detailed Placement
    Ren, Huan
    Dutt, Shantanu
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2011, 19 (07) : 1291 - 1304
  • [7] Congestion driven incremental placement algorithm for standard cell layout
    Li, ZY
    Wu, WM
    Hong, XL
    [J]. ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2003, : 723 - 728
  • [8] A CMOS standard-cell library for the PC-based LASI layout system
    Chen, H
    Baker, RJ
    [J]. 1998 MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, 1999, : 292 - 295
  • [9] Low-power driven standard-cell placement based on a multilevel force-directed algorithm
    Huang, YH
    Chi, MC
    [J]. IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2004, : 145 - 146
  • [10] An island-based GA implementation for VLSI standard-cell placement
    Lu, GF
    Areibi, S
    [J]. GENETIC AND EVOLUTIONARY COMPUTATION GECCO 2004 , PT 2, PROCEEDINGS, 2004, 3103 : 1138 - 1150