共 30 条
- [1] PAFLO: A fast standard-cell detailed placement algorithm [J]. 2002 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS AND WEST SINO EXPOSITION PROCEEDINGS, VOLS 1-4, 2002, : 1401 - 1405
- [2] Incremental placement algorithm for standard-cell layout [J]. 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, PROCEEDINGS, 2002, : 883 - 886
- [3] CEP: A clock-driven ECO placement algorithm for standard-cell layout [J]. 2001 4TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, 2001, : 118 - 121
- [4] Detailed-Routing-Driven Analytical Standard-Cell Placement [J]. 2015 20TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2015, : 378 - 383
- [7] Congestion driven incremental placement algorithm for standard cell layout [J]. ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2003, : 723 - 728
- [8] A CMOS standard-cell library for the PC-based LASI layout system [J]. 1998 MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, 1999, : 292 - 295
- [9] Low-power driven standard-cell placement based on a multilevel force-directed algorithm [J]. IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2004, : 145 - 146
- [10] An island-based GA implementation for VLSI standard-cell placement [J]. GENETIC AND EVOLUTIONARY COMPUTATION GECCO 2004 , PT 2, PROCEEDINGS, 2004, 3103 : 1138 - 1150