共 50 条
- [1] An optimization method for placement of decoupling capacitors on printed circuit board [J]. ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2000, : 73 - 76
- [2] Optimization method for placement of decoupling capacitors on printed circuit board [J]. Kamo, Atsushi, 2000, IEEE, Piscataway, NJ, United States
- [5] Optimal placement of decoupling capacitors on PCB using poynting vectors obtained by FDTD method [J]. 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V, PROCEEDINGS, 2002, : 29 - 32
- [7] Multi-Objective Optimization of Decoupling Capacitors for Placement and Component Value [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2019, 9 (10): : 1976 - 1983
- [8] A Modified Genetic Algorithm for the Selection of Decoupling Capacitors in PDN Design [J]. 2021 JOINT IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY, SIGNAL & POWER INTEGRITY, AND EMC EUROPE (EMC+SIPI AND EMC EUROPE), 2021, : 712 - 717
- [9] Genetic Algorithm PDN Optimization based on Minimum Number of Decoupling Capacitors Applied to Arbitrary Target Impedance [J]. 2020 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY AND SIGNAL & POWER INTEGRITY VIRTUAL SYMPOSIUM(IEEE EMC+SIPI), 2020, : 428 - 433