Sequential test generation with advanced illegal state search

被引:2
|
作者
Konijnenburg, MH [1 ]
van der Linden, JT [1 ]
van de Goor, AJ [1 ]
机构
[1] Delft Univ Technol, Dept Elect Engn, Delft, Netherlands
关键词
D O I
10.1109/TEST.1997.639686
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
TPG for synchronous sequential circuits has received wide attention over the last two decades, yet unlike for (full-scan) combinational circuits, for many sequential benchmark circuits 100% fault efficiency still cannot be reached. This illustrates the complexity of sequential circuit ATPG. The huge search space, which exists during sequential circuit TPG, is the main reason for this complexity. Powerful techniques and heuristics are required to cope with this search space. One way to reduce the search space is the detection of illegal states. These states cannot be justified with an initialization sequence. In this paper, we propose new techniques to find illegal states and to remove the over-specification of these states by searching common fractions in the list of illegal states. Experimental results demonstrate the importance of an as complete as possible illegal state list: Higher fault efficiencies are reached for the sequential ISCAS '89 circuits [1] and industrial circuits, together with a large reduction of CPU time.
引用
收藏
页码:733 / 742
页数:10
相关论文
共 50 条
  • [1] Illegal state space identification for sequential circuit test generation
    Konijnenburg, MH
    van der Linden, JT
    van de Goor, AJ
    [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS, 1999, : 741 - 746
  • [2] Identifying legal and illegal states in synchronous sequential circuits using test generation
    Bareisa, E
    Motiejunas, K
    Seinauskas, R
    [J]. INFORMATICA, 2003, 14 (02) : 135 - 154
  • [3] Invalid state identification for sequential circuit test generation
    Liang, HC
    Lee, CL
    Chen, JE
    [J]. PROCEEDINGS OF THE FIFTH ASIAN TEST SYMPOSIUM (ATS '96), 1996, : 10 - 15
  • [4] Dynamic state traversal for sequential circuit test generation
    Hsiao, MS
    Rudnick, EM
    Patel, JH
    [J]. ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2000, 5 (03) : 548 - 565
  • [5] Sequential circuit test generation using dynamic state traversal
    Hsiao, MS
    Rudnick, EM
    Patel, JH
    [J]. EUROPEAN DESIGN & TEST CONFERENCE - ED&TC 97, PROCEEDINGS, 1997, : 22 - 28
  • [6] Test generation for sequential circuits using state transition diagram and test generation for combinatorial circuit part
    Hasegawa, T
    Miura, K
    Ohmameuda, T
    Ito, H
    [J]. ELECTRONICS AND COMMUNICATIONS IN JAPAN PART II-ELECTRONICS, 2001, 84 (08): : 20 - 28
  • [7] Test generation for sequential nets of Abstract State Machines with information passing
    Arcaini, Paolo
    Gargantini, Angelo
    [J]. SCIENCE OF COMPUTER PROGRAMMING, 2014, 94 : 93 - 108
  • [8] Evolutionary algorithms for state justification in sequential automatic test pattern generation
    El-Maleh, AH
    Sait, SM
    Shazli, SZ
    [J]. ENGINEERING INTELLIGENT SYSTEMS FOR ELECTRICAL ENGINEERING AND COMMUNICATIONS, 2005, 13 (01): : 15 - 21
  • [9] Diagnostic test generation for sequential circuits
    Yu, XM
    Wu, J
    Rudnick, EM
    [J]. INTERNATIONAL TEST CONFERENCE 2000, PROCEEDINGS, 2000, : 225 - 234
  • [10] Research of the test generation algorithm based on search state dominance for combinational circuit
    吴丽华
    俞红娟
    王轸
    马怀俭
    [J]. Journal of Harbin Institute of Technology(New series), 2006, (01) : 62 - 64