共 50 条
- [1] Illegal state space identification for sequential circuit test generation [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS, 1999, : 741 - 746
- [3] Invalid state identification for sequential circuit test generation [J]. PROCEEDINGS OF THE FIFTH ASIAN TEST SYMPOSIUM (ATS '96), 1996, : 10 - 15
- [5] Sequential circuit test generation using dynamic state traversal [J]. EUROPEAN DESIGN & TEST CONFERENCE - ED&TC 97, PROCEEDINGS, 1997, : 22 - 28
- [6] Test generation for sequential circuits using state transition diagram and test generation for combinatorial circuit part [J]. ELECTRONICS AND COMMUNICATIONS IN JAPAN PART II-ELECTRONICS, 2001, 84 (08): : 20 - 28
- [8] Evolutionary algorithms for state justification in sequential automatic test pattern generation [J]. ENGINEERING INTELLIGENT SYSTEMS FOR ELECTRICAL ENGINEERING AND COMMUNICATIONS, 2005, 13 (01): : 15 - 21
- [9] Diagnostic test generation for sequential circuits [J]. INTERNATIONAL TEST CONFERENCE 2000, PROCEEDINGS, 2000, : 225 - 234