Joint Non-Uniform Detection and Low-Complexity Decoding for Multi-Level Cell NAND Flash Memory

被引:0
|
作者
Lin, Xusheng [1 ]
Ouyang, Shijie [1 ]
Han, Guojun [1 ]
Li, Yanfu [1 ]
Fang, Yi [1 ]
机构
[1] Guangdong Univ Technol, Sch Informat Engn, Guangzhou, Guangdong, Peoples R China
基金
中国国家自然科学基金;
关键词
Cell-to-cell interference (CCI); LDPC codes; MLC NAND flash memory; non-uniform detection (N-UD); modified soft reliability-based iterative majority-logic decoding (MSRBI-MLGD) algorithm; PARITY-CHECK CODES; LDPC CODES; ALGORITHMS; DESIGN;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
With the development of manufacture technology, the multi-level cell (MLC) technique dramatically increases the storage density of NAND flash memory. As the result, cell-to-cell interference (CCI) becomes more serious and hence causes an increase in the raw bit error rate of data stored in the cells. Recently, low-density parity-check (LDPC) codes have appeared to be a promising solution to combat the interference of MLC NAND flash memory. However, the decoding complexity of the sum-product algorithm ( SPA) is extremely high. In this paper, to improve the accuracy of the log likelihood ratio (LLR) information of each bit in each NAND flash memory cell, we adopt a non-uniform detection (N-UD) which uses the average maximum mutual information to determine the value of the soft-decision reference vlotages. Furthermore, with an aim to reduce the decoding complexity and improve the decoding performance, we propose a modified soft reliability-based iterative majority-logic decoding (MSRBI-MLGD) algorithm, which uses a non-uniform quantizer based on power function to decode LDPC codes. Simulation results show that our design can offer a desirable trade-off between the performance and complexity for high-column-weight LDPC-coded MLC NAND flash memory.
引用
收藏
页数:6
相关论文
共 50 条
  • [1] Low-Complexity Detection and Decoding Scheme for LDPC-Coded MLC NAND Flash Memory
    Xusheng Lin
    Guojun Han
    Shijie Ouyang
    Yanfu Li
    Yi Fang
    [J]. China Communications, 2018, 15 (06) : 58 - 67
  • [2] Low-Complexity Detection and Decoding Scheme for LDPC-Coded MLC NAND Flash Memory
    Lin, Xusheng
    Han, Guojun
    Ouyang, Shijie
    Li, Yanfu
    Fang, Yi
    [J]. CHINA COMMUNICATIONS, 2018, 15 (06) : 58 - 67
  • [3] Efficient low-complexity two-dimensional equalisation technique for multi-level cell flash memory storage systems
    Ashrafi, Reza A.
    Pusane, Ali E.
    [J]. IET COMMUNICATIONS, 2018, 12 (14) : 1671 - 1677
  • [4] Coupling Canceller Maximum-Likelihood (CCML) Detection for Multi-Level Cell NAND Flash Memory
    Park, Donghyuk
    Lee, Jaejin
    [J]. IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2011, 57 (01) : 160 - 163
  • [5] Coupling Canceller Maximum-Likelihood (CCML) Detection for Multi-Level Cell NAND Flash Memory
    Park, Donghyuk
    Kim, Jinyoung
    Lee, Jaejin
    [J]. IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS (ICCE 2011), 2011, : 35 - 36
  • [6] Implications of the Logical Decode on the Radiation Response of a Multi-Level Cell NAND Flash Memory
    Ingalls, J. David
    Gadlage, Matthew J.
    Duncan, Adam R.
    Kay, Matthew J.
    Cole, Patrick L.
    Hunt, Ken K.
    [J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2013, 60 (06) : 4451 - 4456
  • [7] Reliability Enhancement for Multi-level Cell NAND Flash Memory Using Error Asymmetry
    Duc-Phuc Nguyen
    Khoa Le Trung
    Ghaffari, Fakhreddine
    Declercq, David
    [J]. PROCEEDINGS OF 2019 25TH ASIA-PACIFIC CONFERENCE ON COMMUNICATIONS (APCC), 2019, : 502 - 506
  • [8] A Low-Complexity Retention Noise Parameter Estimation For MLC NAND Flash Memory
    Sun, Wenhao
    Zheng, Jianping
    [J]. ICC 2019 - 2019 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS (ICC), 2019,
  • [9] A high speed programming scheme for multi-level NAND flash memory
    Choi, YJ
    Suh, KD
    Koh, YN
    Park, JW
    Lee, KJ
    Cho, YJ
    Suh, BH
    [J]. 1996 SYMPOSIUM ON VLSI CIRCUITS - DIGEST OF TECHNICAL PAPERS, 1996, : 170 - 171
  • [10] Performance comparison of multi-level coding schemes for NAND flash memory
    [J]. Oh, Jieun (jieunoh@kaist.ac.kr), 2018, Institute of Electronics Engineers of Korea (07):