Efficient Pipelined Execution of CNNs Based on In-Memory Computing and Graph Homomorphism Verification

被引:10
|
作者
Dazzi, Martino [1 ,2 ]
Sebastian, Abu [1 ]
Parnell, Thomas [1 ]
Francese, Pier Andrea [1 ]
Benini, Luca [2 ]
Eleftheriou, Evangelos [1 ]
机构
[1] IBM Res Europe, CH-8803 Ruschlikon, Switzerland
[2] Swiss Fed Inst Technol, CH-8092 Zurich, Switzerland
关键词
Topology; Fabrics; Computer architecture; Network topology; Hardware; Training; Program processors; In-memory computing; deep learning; communication fabric; graph homomorphism; NETWORKS;
D O I
10.1109/TC.2021.3073255
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In-memory computing is an emerging computing paradigm enabling deep-learning inference at significantly higher energy-efficiency and reduced latency. The essential idea is mapping the synaptic weights of each layer to one or more in-memory computing (IMC) cores. During inference, these cores perform the associated matrix-vector multiplications in place with O(1) time complexity, obviating the need to move the synaptic weights to additional processing units. Moreover, this architecture enables the execution of these networks in a highly pipelined fashion. However, a key challenge is designing an efficient communication fabric for the IMC cores. In this work, we present one such communication fabric based on a graph topology that is well-suited for the widely successful convolutional neural networks (CNNs). We show that this communication fabric facilitates the pipelined execution of all state-of-the-art CNNs by proving the existence of a homomorphism between the graph representations of these networks and that corresponding to the proposed communication fabric. We then present a quantitative comparison with established communication topologies and show that our proposed topology achieves the lowest bandwidth requirements per communication channel. Finally, we present one hardware implementation and show a concrete example of mapping ResNet-32 onto an IMC core array interconnected via the proposed communication fabric.
引用
收藏
页码:922 / 935
页数:14
相关论文
共 50 条
  • [1] Optimizing Pipelined Execution for Distributed In-Memory OLAP System
    Wang, Li
    Zhang, Lei
    Yu, Chengcheng
    Zhou, Aoying
    DATABASE SYSTEMS FOR ADVANCED APPLICATIONS, DASFAA 2014, 2014, 8505 : 204 - 216
  • [2] A Flexible In-Memory Computing Architecture for Heterogeneously Quantized CNNs
    Ponzina, Flavio
    Rios, Marco
    Ansaloni, Giovanni
    Levisse, Alexandre
    Atienza, David
    2021 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2021), 2021, : 164 - 169
  • [3] PRIVE: Efficient RRAM Programming with Chip Verification for RRAM-based In-Memory Computing Acceleration
    He, Wangxin
    Meng, Jian
    Gonugondla, Sujan Kumar
    Yu, Shimeng
    Shanbhag, Naresh R.
    Seo, Jae-sun
    2023 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE, 2023,
  • [4] Towards Area-Efficient Path-Based In-Memory Computing using Graph Isomorphisms
    Thijssen, Sven
    Rashed, Muhammad Rashedul Haq
    Zheng, Hao
    Jha, Sumit Kumar
    Ewetz, Rickard
    29TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, ASP-DAC 2024, 2024, : 812 - 817
  • [5] Efficient in-memory computing architecture based on crossbar arrays
    Chen, Bing
    Cai, Fuxi
    Zhou, Jiantao
    Ma, Wen
    Sheridan, Patrick
    Lu, Wei D.
    2015 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2015,
  • [6] Graph Algorithm Optimization for Spintronics-based In-memory Computing Architecture
    Wang X.
    Chen X.
    Jia X.
    Yang J.
    Qu G.
    Zhao W.
    Dianzi Yu Xinxi Xuebao/Journal of Electronics and Information Technology, 2023, 45 (09): : 3193 - 3199
  • [7] In-Memory Execution of Compute Kernels using Flow-based Memristive Crossbar Computing
    Chakraborty, Dwaipayan
    Raj, Sunny
    Gutierrez, Julio Cesar
    Thomas, Troyle
    Jha, Sumit Kumar
    2017 IEEE INTERNATIONAL CONFERENCE ON REBOOTING COMPUTING (ICRC), 2017, : 69 - 74
  • [8] Energy-Efficient In-Memory Database Computing
    Lehner, Wolfgang
    DESIGN, AUTOMATION & TEST IN EUROPE, 2013, : 470 - 474
  • [9] In-Memory Computing Architecture for Efficient Hardware Security
    Ajmi, Hala
    Zayer, Fakhreddine
    Belgacem, Hamdi
    2024 IEEE 7TH INTERNATIONAL CONFERENCE ON ADVANCED TECHNOLOGIES, SIGNAL AND IMAGE PROCESSING, ATSIP 2024, 2024, : 71 - 76
  • [10] In-Memory Computing Architecture for Efficient Hardware Security
    Ajmi, Hala
    Zayer, Fakhreddine
    Belgacem, Hamdi
    arXiv,