Time-multiplexed routing resources for FPGA design

被引：2
|
作者：
Lin, CC [1 ]
Chang, D [1 ]
Wu, YL [1 ]
MarekSadowska, MM [1 ]
机构：
[1] UNIV CALIF SANTA BARBARA,ECE DEPT,SANTA BARBARA,CA 93106
来源：
PROCEEDINGS OF THE IEEE 1996 CUSTOM INTEGRATED CIRCUITS CONFERENCE | 1996年
关键词：
D O I：
10.1109/CICC.1996.510532
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：152 / 155
页数：4
相关论文
共 50 条
  • [1] Optimization of FPGA Routing Networks with Time-Multiplexed Interconnects
    Luo, Ruiqi
    Chen, Xiaolei
    Ha, Yajun
    2020 IEEE 11TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS & SYSTEMS (LASCAS), 2020,
  • [2] A time-multiplexed FPGA
    Trimberger, S
    Carberry, D
    Johnson, A
    Wong, J
    5TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, 1997, : 22 - 28
  • [3] Experimental Evaluation and Comparison of Time-Multiplexed Multi-FPGA Routing Architectures
    Kashif, Asmeen
    Khalid, Mohammed A. S.
    2016 IEEE 59TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2016, : 141 - 144
  • [4] A Time-Multiplexed FPGA Overlay with Linear Interconnect
    Li, Xiangwei
    Jain, Abhishek Kumar
    Maskell, Douglas L.
    Fahmy, Suhaib A.
    PROCEEDINGS OF THE 2018 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2018, : 1075 - 1080
  • [5] Time-Multiplexed FPGA Overlay Architectures: A Survey
    Li, Xiangwei
    Maskell, Douglas L.
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2019, 24 (05)
  • [6] A routing algorithm for FPGAs with time-multiplexed interconnects
    Ruiqi Luo
    Xiaolei Chen
    Yajun Ha
    Journal of Semiconductors, 2020, (02) : 75 - 84
  • [7] A routing algorithm for FPGAs with time-multiplexed interconnects
    Ruiqi Luo
    Xiaolei Chen
    Yajun Ha
    Journal of Semiconductors, 2020, 41 (02) : 75 - 84
  • [8] A routing algorithm for FPGAs with time-multiplexed interconnects
    Luo, Ruiqi
    Chen, Xiaolei
    Ha, Yajun
    JOURNAL OF SEMICONDUCTORS, 2020, 41 (02)
  • [9] Performance oriented partitioning for time-multiplexed FPGA's
    Andersson, P
    Kuchcinski, K
    PROCEEDINGS OF THE 26TH EUROMICRO CONFERENCE, VOLS I AND II, 2000, : 60 - 66
  • [10] Generic ILP-based approaches for time-multiplexed FPGA partitioning
    Wu, GM
    Lin, JM
    Chang, YW
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2001, 20 (10) : 1266 - 1274
12345