System-level runtime reconfigurability - Optical interconnection networks for switching applications

被引:0
|
作者
Agelis, S [1 ]
Jonsson, M [1 ]
机构
[1] Halmstad Univ, Sch Informat Sci Comp & Elect Engn, S-30118 Halmstad, Sweden
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The performance requirements on data and telecommunication switches and routers are continuously increasing and it is evident that new ideas and architectures must come to light to satisfy these new demands. In this paper, a runtime reconfigurable modular design approach is presented, using state-of-the-art micro-optical-electrical mechanical system (MOEMS) components. The paper introduces a novel field of reconfigurability, where reconfiguration is made on the system level instead of e.g. fine-granularity reconfigurable logic. Different reconfigurable system solutions with support to adapt for asymmetric traffic patterns are proposed and compared to see how design choices affect flexibility, performance etc. The proposed solutions are characterized by their multistage networks with reconfigurable shuffle patterns.
引用
收藏
页码:155 / 162
页数:8
相关论文
共 50 条
  • [1] System-level Variation Analysis for Interconnection Networks
    Pan, Chenyun
    Naeemi, Azad
    [J]. 2014 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE / ADVANCED METALLIZATION CONFERENCE (IITC/AMC), 2014, : 303 - 305
  • [2] Polaris: A system-level roadmap for on-chip interconnection networks
    Soteriou, Vassos
    Eisley, Noel
    Wang, Hangsheng
    Li, Bin
    Peh, Li-Shiuan
    [J]. PROCEEDINGS 2006 INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2007, : 134 - +
  • [3] System-level Analysis for 3D Interconnection Networks
    Pan, Chenyun
    Naeemi, Azad
    [J]. PROCEEDINGS OF THE 2013 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE (IITC), 2013,
  • [4] Optical interconnection networks for switching
    Iftekharuddin, KM
    [J]. ACTIVE AND PASSIVE OPTICAL COMPONENTS FOR WDM COMMUNICATION, 2001, 4532 : 436 - 449
  • [5] Polaris: A system-level roadmapping toolchain for on-chip interconnection networks
    Soteriou, Vassos
    Eisley, Noel
    Wang, Hangsheng
    Li, Bin
    Peh, Li-Shiuan
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2007, 15 (08) : 855 - 868
  • [6] Embedded Social Insect-Inspired Intelligence Networks for System-level Runtime Management
    Rawlings, Matthew R. P.
    Tyrrell, Andy M.
    Trefzer, Martin A.
    [J]. PROCEEDINGS OF THE 2020 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2020), 2020, : 1550 - 1555
  • [7] System-Level Runtime Mapping Exploration of Reconfigurable Architectures
    Sigdel, Kamana
    Thompson, Mark
    Pimentel, Andy D.
    Galuzzi, Carlo
    Bertels, Koen
    [J]. 2009 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL & DISTRIBUTED PROCESSING, VOLS 1-5, 2009, : 2921 - +
  • [8] Introspection mechanisms for runtime verification in a system-level design environment
    Metzger, M.
    Anane, A.
    Rousseau, F.
    Vachon, J.
    Aboulhamid, E. M.
    [J]. MICROELECTRONICS JOURNAL, 2009, 40 (07) : 1124 - 1134
  • [9] Optimization of a switching node for optical multistage interconnection networks
    Liboiron-Ladouceur, Odile
    Bergman, Keren
    [J]. IEEE PHOTONICS TECHNOLOGY LETTERS, 2007, 19 (17-20) : 1658 - 1660
  • [10] Energy-Efficient Switching in Optical Interconnection Networks
    Castoldi, Piero
    Raponi, Pier Giorgio
    Andriolli, Nicola
    Cerutti, Isabella
    Liboiron-Ladouceur, Odile
    [J]. 2011 13TH INTERNATIONAL CONFERENCE ON TRANSPARENT OPTICAL NETWORKS (ICTON), 2011,