共 50 条
- [1] Evolution of Thread-Level Parallelism in Desktop Applications ISCA 2010: THE 37TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, 2010, : 302 - 313
- [2] Investigation of Factors Impacting Thread-level Parallelism from Desktop, Multimedia and HPC Applications FCST 2009: PROCEEDINGS OF THE 4TH INTERNATIONAL CONFERENCE ON FRONTIER OF COMPUTER SCIENCE AND TECHNOLOGY, 2009, : 27 - +
- [3] Exploiting speculative thread-level parallelism in data compression applications LANGUAGES AND COMPILERS FOR PARALLEL COMPUTING, 2007, 4382 : 126 - +
- [4] On the limitations of compilers to exploit thread-level parallelism in embedded applications 6TH IEEE/ACIS INTERNATIONAL CONFERENCE ON COMPUTER AND INFORMATION SCIENCE, PROCEEDINGS, 2007, : 60 - 65
- [5] Power-performance implications of thread-level parallelism on chip multiprocessors ISPASS 2005: IEEE INTERNATIONAL SYMPOSIUM ON PERFORMANCE ANALYSIS OF SYSTEMS AND SOFTWARE, 2005, : 124 - 134
- [6] CUDA-NP: Realizing Nested Thread-Level Parallelism in GPGPU Applications Journal of Computer Science and Technology, 2015, 30 : 3 - 19
- [8] Predicting loop termination to boost speculative thread-level parallelism in embedded applications 19TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING, PROCEEDINGS, 2007, : 54 - 61