Thread-level parallelism and interactive performance of desktop applications

被引:0
|
作者
Flautner, K
Uhlig, R
Reinhardt, S
Mudge, T
机构
[1] Univ Michigan, Ann Arbor, MI 48109 USA
[2] Intel Miocroproc Res Lab, Hillsboro, OR 97123 USA
关键词
D O I
10.1145/356989.357001
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Multiprocessing is already prevalent in servers where multiple clients present an obvious source of thread-level parallelism. However the case for multiprocessing is less clear for desktop applications. Nevertheless, architects are designing processors that count on the availability of thread-level parallelism. Unlike server workloads, the primary requirement of interactive applications is to respond to user events under human perception bounds rather than to maximize end-to-end throughput. In this paper we report on the thread-level parallelism and interactive response time of a variety of desktop applications. By tracking the communication between tasks, we can focus our measurements on the portions of the benchmark's execution that have the greatest impact on the user. We find that running our benchmarks on a dual-processor machine improves response time of mouse-click events by as much as 36% and 22% on average-out of a maximum possible 50%. The benefits of multiprocessing are even more apparent when background tasks are considered. In our experiments, running a simple MP3 playback program in the background increases response time by 14% on a uniprocessor while it only increases the response time on a dual processor by 4%. When response times are fast enough for further improvements to be imperceptible, the increased idle time after interactive episodes could be exploited to build systems that are more power efficient.
引用
收藏
页码:129 / 138
页数:10
相关论文
共 50 条
  • [1] Evolution of Thread-Level Parallelism in Desktop Applications
    Blake, Geoffrey
    Dreslinski, Ronald G.
    Mudge, Trevor
    Flautner, Krisztian
    ISCA 2010: THE 37TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, 2010, : 302 - 313
  • [2] Investigation of Factors Impacting Thread-level Parallelism from Desktop, Multimedia and HPC Applications
    Wang, Yaobin
    An, Hong
    Yan, Jie
    Li, Qi
    Han, Wenting
    Wang, Li
    Liu, Gu
    FCST 2009: PROCEEDINGS OF THE 4TH INTERNATIONAL CONFERENCE ON FRONTIER OF COMPUTER SCIENCE AND TECHNOLOGY, 2009, : 27 - +
  • [3] Exploiting speculative thread-level parallelism in data compression applications
    Wang, Shengyue
    Zhai, Antonia
    Yew, Pen-Chung
    LANGUAGES AND COMPILERS FOR PARALLEL COMPUTING, 2007, 4382 : 126 - +
  • [4] On the limitations of compilers to exploit thread-level parallelism in embedded applications
    Islam, Mafijul
    6TH IEEE/ACIS INTERNATIONAL CONFERENCE ON COMPUTER AND INFORMATION SCIENCE, PROCEEDINGS, 2007, : 60 - 65
  • [5] Power-performance implications of thread-level parallelism on chip multiprocessors
    Li, J
    Martínez, JF
    ISPASS 2005: IEEE INTERNATIONAL SYMPOSIUM ON PERFORMANCE ANALYSIS OF SYSTEMS AND SOFTWARE, 2005, : 124 - 134
  • [6] CUDA-NP: Realizing Nested Thread-Level Parallelism in GPGPU Applications
    Yi Yang
    Chao Li
    Huiyang Zhou
    Journal of Computer Science and Technology, 2015, 30 : 3 - 19
  • [7] CUDA-NP: Realizing Nested Thread-Level Parallelism in GPGPU Applications
    Yang, Yi
    Zhou, Huiyang
    ACM SIGPLAN NOTICES, 2014, 49 (08) : 93 - 105
  • [8] Predicting loop termination to boost speculative thread-level parallelism in embedded applications
    Islam, Mafijul Md.
    19TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING, PROCEEDINGS, 2007, : 54 - 61
  • [9] CUDA-NP: Realizing Nested Thread-Level Parallelism in GPGPU Applications
    Yang, Yi
    Li, Chao
    Zhou, Huiyang
    JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2015, 30 (01) : 3 - 19
  • [10] Thread partitioning and value prediction for exploiting speculative thread-level parallelism
    Marcuello, P
    González, A
    Tubella, J
    IEEE TRANSACTIONS ON COMPUTERS, 2004, 53 (02) : 114 - 125