Tips for using high-speed DACs in communications design

被引：0
|
作者：
Hendriks, P [1 ]
机构：
[1] Analog Devices Inc, Wilmington, MA 01887 USA
来源：
ELECTRONIC DESIGN | 1998年 / 46卷 / 02期
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：112 / +
页数：4
相关论文
共 50 条
  • [1] Control of high-speed interpolating DACs
    Hames, S
    EE-EVALUATION ENGINEERING, 2005, 44 (11): : 20 - 20
  • [2] HIGH-SPEED DACS REQUIRE SPECIAL TESTING
    HANLON, PJ
    PRICE, BL
    ELECTRONIC DESIGN, 1993, 41 (07) : 72 - &
  • [3] High-Speed DACs Ease Transmitter Designs
    Kuckreja, Ajay
    Ostrem, Geir
    MICROWAVES & RF, 2010, 49 (08) : 66 - +
  • [4] Timing Challenges in High-speed Interleaved ΔΣ DACs
    Bhide, Ameya
    Alvandpour, Atila
    2014 14TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS (ISIC), 2014, : 46 - 49
  • [5] High-speed wideband DACs cellular basestations
    Bindra, A
    ELECTRONIC DESIGN, 2000, 48 (26) : 64 - 64
  • [6] Linearization for High-Speed Current-Steering DACs Using Neural Networks
    Beauchamp, Daniel
    Chugg, Keith M.
    2021 IEEE 12TH LATIN AMERICA SYMPOSIUM ON CIRCUITS AND SYSTEM (LASCAS), 2021,
  • [7] High-speed packages to be provided for RSC's DACs
    不详
    MICROWAVES & RF, 2002, 41 (12) : 23 - 23
  • [8] High-speed CMOS DACs and ADCs for Broadband Communication
    Groezing, Markus
    Ferenci, Damir
    Lang, Felix
    Alpert, Thomas
    Huang, Hao
    Briem, Jochen
    Veigel, Thomas
    Berroth, Manfred
    2013 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST (IMS), 2013,
  • [9] Monolithic high-speed DACs perform balancing act
    Electron. Des., 6 (84):
  • [10] SETTLING TIME REDUCTION TECHNIQUE FOR HIGH-SPEED DACS
    KIM, O
    KIM, G
    KIM, W
    ELECTRONICS LETTERS, 1993, 29 (25) : 2191 - 2192
12345