A current-mode conductance-based silicon neuron for Address-Event neuromorphic systems

被引:85
|
作者
Livi, Paolo [1 ]
Indiveri, Giacomo [2 ]
机构
[1] Swiss Fed Inst Technol, Bio Engn Lab, Dept Biosyst Sci & Engn BSSE, Mattenstr 26, CH-4058 Basel, Switzerland
[2] Univ Zurich, ETH Zurich, Inst Neuroinformat, CH-8057 Zurich, Switzerland
关键词
SPIKING; DYNAMICS;
D O I
10.1109/ISCAS.2009.5118408
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Silicon neuron circuits emulate the electro-physiological behavior of real neurons. Many circuits can be integrated on a single Very Large Scale Integration (VLSI) device, and form large networks of spiking neurons. Connectivity among neurons can be achieved by using time multiplexing and fast asynchronous digital circuits. As the basic characteristics of the silicon neurons are determined at design time, and cannot be changed after the chip is fabricated, it is crucial to implement a circuit which represents an accurate model of real neurons, but at the same time is compact, low-power and compatible with asynchronous logic. Here we present a current-mode conductance. based neuron circuit, with spike-frequency adaptation, refractory period, and bio-physically realistic dynamics which is compact, low-power and compatible with fast asynchronous digital circuits.
引用
收藏
页码:2898 / +
页数:2
相关论文
共 16 条
  • [1] A compact a VLSI conductance-based silicon neuron
    Wang, Runchun
    Thakur, Chelan Singh
    Hamilton, Tara Julia
    Tapson, Jonathan
    van Schaik, Andre
    2015 IEEE BIOMEDICAL CIRCUITS AND SYSTEMS CONFERENCE (BIOCAS), 2015, : 442 - 445
  • [2] Hierarchical Address-Event Routing Architecture for Reconfigurable Large Scale Neuromorphic Systems
    Park, Jongkil
    Yu, Theodore
    Maier, Christoph
    Joshi, Siddharth
    Cauwenberghs, Gert
    2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 708 - 711
  • [3] A conductance-based silicon neuron with dynamically tunable model parameters
    Saïghi, S
    Tomas, J
    Bornat, Y
    Renaud, S
    2005 2ND INTERNATINOAL IEEE/EMBS CONFERENCE ON NEURAL ENGINEERING, 2005, : 285 - 288
  • [4] Live Demonstration: Hierarchical Address-Event Routing Architecture for Reconfigurable Large Scale Neuromorphic Systems
    Park, Jongkil
    Yu, Theodore
    Maier, Christoph
    Joshi, Siddharth
    Cauwenberghs, Gert
    2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 707 - 707
  • [5] Silicon spike-based synaptic array and address-event transceiver
    Vogelstein, RJ
    Mallik, U
    Cauwenberghs, G
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 5, PROCEEDINGS, 2004, : 385 - 388
  • [6] Address-event based platform for bio-inspired spiking systems
    Jimenez-Fernandez, A.
    Lujan, C. D.
    Linares-Barranco, A.
    Gomez-Rodriguez, F.
    Rivas, M.
    Jimenez, G.
    Civit, A.
    BIOENGINEERED AND BIOINSPIRED SYSTEMS III, 2007, 6592
  • [7] A generalised conductance-based silicon neuron for large-scale spiking neural networks
    Wang, Runchun
    Hamilton, Tara Julia
    Tapson, Jonathan
    van Schaik, Andre
    2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 1564 - 1567
  • [8] A 0.3-V Conductance-Based Silicon Neuron in 0.18 μm CMOS Process
    Akbari, Meysam
    Hussein, Safwan Mawlood
    Chou, Ting-, I
    Tang, Kea-Tiong
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2021, 68 (10) : 3209 - 3213
  • [9] A bi-directional Address-Event transceiver block for low-latency inter-chip communication in neuromorphic systems
    Qiao, Ning
    Indiveri, Giacomo
    2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,
  • [10] Spatio-temporal averaging for a class of hybrid systems and application to conductance-based neuron models
    Genadot, Alexandre
    NONLINEAR ANALYSIS-HYBRID SYSTEMS, 2016, 22 : 178 - 190