共 16 条
- [1] A compact a VLSI conductance-based silicon neuron 2015 IEEE BIOMEDICAL CIRCUITS AND SYSTEMS CONFERENCE (BIOCAS), 2015, : 442 - 445
- [2] Hierarchical Address-Event Routing Architecture for Reconfigurable Large Scale Neuromorphic Systems 2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 708 - 711
- [3] A conductance-based silicon neuron with dynamically tunable model parameters 2005 2ND INTERNATINOAL IEEE/EMBS CONFERENCE ON NEURAL ENGINEERING, 2005, : 285 - 288
- [4] Live Demonstration: Hierarchical Address-Event Routing Architecture for Reconfigurable Large Scale Neuromorphic Systems 2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 707 - 707
- [5] Silicon spike-based synaptic array and address-event transceiver 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 5, PROCEEDINGS, 2004, : 385 - 388
- [6] Address-event based platform for bio-inspired spiking systems BIOENGINEERED AND BIOINSPIRED SYSTEMS III, 2007, 6592
- [7] A generalised conductance-based silicon neuron for large-scale spiking neural networks 2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 1564 - 1567
- [9] A bi-directional Address-Event transceiver block for low-latency inter-chip communication in neuromorphic systems 2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,