A configurable FIR filter scheme based on an adaptive multilayer network structure

被引:0
|
作者
Tepvorachai, Gorn [1 ]
Papachristou, Chris [1 ]
机构
[1] Case Western Reserve Univ, Dept Elect Engn & Comp Sci, 10900 Euclid Ave, Cleveland, OH 44106 USA
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, we present a design technique of configurable FIR filter architecture based on neural network like (multilayer network) structure. This architecture is a generalization of the configurable adaptive FIR filters and can be implemented on an FPGA. The design is based on a combination of pipelining and folding schemes at the multiplication-addition component level, network cell level, and network layer level. The proposed configurable multilayer network technique can reduce latency and hardware requirements while increasing the throughput of the filter. The weighted input connections, the network cells, and the number of network layers are configurable to fit filter design requirements. The configurable pipelining/folding scheme and the parameter setting characterize the proposed FIR filter architecture, FPGA space, and operation timing requirements. The configurable architecture is compared with several traditional FIR filter structures regarding hardware and time complexity. The potential applications of the proposed architecture are also discussed with respect to traditional adaptive FIR filter performance.
引用
收藏
页码:176 / +
页数:2
相关论文
共 50 条
  • [1] Systolic structure of the adaptive FIR filter based on polynomial decomposition
    Shang, Yong
    Wu, Shunjun
    Dianzi Kexue Xuekan/Journal of Electronics, 2000, 22 (05): : 768 - 774
  • [2] Self-configurable neural network processor for FIR filter applications
    Tepvorachai, Gorn
    Papachristou, Chris
    AHS 2006: FIRST NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, PROCEEDINGS, 2006, : 114 - +
  • [3] ADAPTIVE FIR FILTER STRUCTURE-BASED ON THE GENERALIZED SUBBAND DECOMPOSITION OF FIR FILTERS
    PETRAGLIA, MR
    MITRA, SK
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1993, 40 (06): : 354 - 362
  • [4] The adaptive structure with FPGA circuits for adaptive FIR digital filter realization
    Osebik, D
    Babic, R
    Solar, M
    INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2003, 33 (03): : 170 - 177
  • [5] A fast orthogonalized FIR adaptive filter structure using recurrent Hopfield-like network
    Nakano-Miyatake, M
    Perez-Meana, H
    FOUNDATIONS AND TOOLS FOR NEURAL MODELING, PROCEEDINGS, VOL I, 1999, 1606 : 478 - 487
  • [6] Charge-based CMOS FIR adaptive filter
    Stanacevic, M
    Cauwenberghs, G
    PROCEEDINGS OF THE 43RD IEEE MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 2000, : 1410 - 1413
  • [7] Configurable Hardware Design for the HEVC-Based Adaptive Loop Filter
    Conceicao, Ruhan
    Rediess, Fabiane
    Zatt, Bruno
    Porto, Marcelo
    Agostini, Luciano
    2014 IEEE 5TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS AND SYSTEMS (LASCAS), 2014,
  • [8] An Innovations-Based Noise Cancelling Technique on Inverse Kepstrum Whitening Filter and Adaptive FIR Filter in Beamforming Structure
    Jeong, Jinsoo
    SENSORS, 2011, 11 (07): : 6816 - 6841
  • [9] An advanced active power filter with adaptive neural network based harmonic detection scheme
    Rukonuzzaman, M
    Nakaoka, M
    PESC 2001: 32ND ANNUAL POWER ELECTRONICS SPECIALISTS CONFERENCE, VOLS 1-4, CONFERENCE PROCEEDINGS, 2001, : 1602 - 1607
  • [10] Software radio based re-configurable correlator/FIR filter for CDMA/TDMA receiver
    Kuo, FY
    Ku, CW
    ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL I: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 112 - 115