Interrupt Timed Automata with Auxiliary Clocks and Parameters

被引:3
|
作者
Berard, Beatrice [1 ]
Haddad, Serge [2 ]
Jovanovic, Aleksandra [3 ]
Lime, Didier [4 ]
机构
[1] Univ Paris 06, Sorbonne Univ, CNRS UMR 7606, Paris, France
[2] ENS Cachan, LSV, CNRS, INRIA, Cachan, France
[3] Univ Oxford, Dept Comp Sci, Oxford, England
[4] Ecole Cent Nantes, IRCCyN, CNRS, Nantes, France
关键词
MODEL-CHECKING; VERIFICATION; COMPLEXITY;
D O I
10.3233/FI-2016-1313
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Interrupt Timed Automata (ITA) are an expressive timed model, introduced to take into account interruptions according to levels. Due to this feature, this formalism is incomparable with Timed Automata. However several decidability results related to reachability and model checking have been obtained. We add auxiliary clocks to ITA, thereby extending its expressive power while preserving decidability of reachability. Moreover, we define a parametrized version of ITA, with polynomials of parameters appearing in guards and updates. While parametric reasoning is particularly relevant for timed models, it very often leads to undecidability results. We prove that various reachability problems, including robust reachability, are decidable for this model, and we give complexity upper bounds for a fixed or variable number of clocks, levels and parameters.
引用
收藏
页码:235 / 259
页数:25
相关论文
共 50 条
  • [1] Interrupt Timed Automata
    Berard, Beatrice
    Haddad, Serge
    [J]. FOUNDATIONS OF SOFTWARE SCIENCE AND COMPUTATIONAL STRUCTURES, PROCEEDINGS, 2009, 5504 : 197 - +
  • [2] Parametric Interrupt Timed Automata
    Berard, Beatrice
    Haddad, Serge
    Jovanovic, Aleksandra
    Lime, Didier
    [J]. REACHABILITY PROBLEMS, 2013, 8169 : 59 - 69
  • [3] Interrupt Timed Automata: verification and expressiveness
    Berard, Beatrice
    Haddad, Serge
    Sassolas, Mathieu
    [J]. FORMAL METHODS IN SYSTEM DESIGN, 2012, 40 (01) : 41 - 87
  • [4] Interrupt Timed Automata: verification and expressiveness
    Béatrice Bérard
    Serge Haddad
    Mathieu Sassolas
    [J]. Formal Methods in System Design, 2012, 40 : 41 - 87
  • [5] Avoiding Shared Clocks in Networks of Timed Automata Avoiding Shared Clocks in Networks of Timed Automata
    Balaguer, Sandie
    Chatain, Thomas
    [J]. CONCUR 2012 - CONCURRENCY THEORY, 2012, 7454 : 100 - 114
  • [6] Revisiting reachability in Polynomial Interrupt Timed Automata
    Bérard, Béatrice
    Haddad, Serge
    [J]. Information Processing Letters, 2022, 174
  • [7] Polynomial interrupt timed automata: Verification and expressiveness
    Berard, B.
    Haddad, S.
    Picaronny, C.
    El Din, M. Safey
    Sassolas, M.
    [J]. INFORMATION AND COMPUTATION, 2021, 277
  • [8] Revisiting reachability in Polynomial Interrupt Timed Automata
    Berard, Beatrice
    Haddad, Serge
    [J]. INFORMATION PROCESSING LETTERS, 2022, 174
  • [9] Nested Timed Automata with Frozen Clocks
    Li, Guoqiang
    Ogawa, Mizuhito
    Yuen, Shoji
    [J]. FORMAL MODELING AND ANALYSIS OF TIMED SYSTEMS (FORMATS 2015), 2015, 9268 : 189 - 205
  • [10] Nested timed automata with various clocks
    WANG YuWei
    LI GuoQiang
    YUEN Shoji
    [J]. Science Foundation in China, 2016, 24 (02) : 51 - 68