共 16 条
- [1] Clutter cancellation achievable with a digital waveform generator subjected to clock timing jitter IEEE National Radar Conference - Proceedings, 2000, : 428 - 434
- [3] Jitter simulation and measurement of an all-digital clock generator with dynamic frequency counting loop PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 2554 - 2557
- [5] Integrated CMOS 0.15 ns digital timing generator for TDC's and clock distribution systems IEEE Transactions on Nuclear Science, 1995, 42 (4 pt 1): : 753 - 757
- [7] A 10ps jitter 2 clock cycle lock time CMOS digital clock generator based on and Interleaved Synchronous Mirror delay scheme 1997 SYMPOSIUM ON VLSI CIRCUITS: DIGEST OF TECHNICAL PAPERS, 1997, : 109 - 110
- [8] A low-jitter open-loop all-digital clock generator with 2 cycle lock-time PROCEEDINGS OF THE IEEE 2007 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2007, : 369 - 372