共 18 条
- [1] 0.25um Integrated circuit yield model design and validation 1997 IEEE INTERNATIONAL SYMPOSIUM ON SEMICONDUCTOR MANUFACTURING CONFERENCE PROCEEDINGS, 1997, : E21 - E24
- [2] A low voltage to high voltage level shifter in a low voltage, 0.25um, PD SOI process VLSI 2004: IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS, 2004, : 218 - 221
- [3] A WIDE INPUT VOLTAGE RANGE, OUTPUT-CAPACITORLESS LINEAR VOLTAGE REGULATOR IN 0.25UM BCD PROCESS 2015 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE, 2015,
- [4] Statistical design of experiments analysis of TiN films deposited by ion metal plasma PVD for sub 0.25um IC process applications MULTILEVEL INTERCONNECT TECHNOLOGY, 1997, 3214 : 112 - 116
- [5] Yield enhancement for deep-submicron CMOS process by optimizing gate poly dimension SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1 AND 2, PROCEEDINGS, 2001, : 79 - 82
- [6] Improved Al-via fill process technology for sub-0.25μm interconnect ADVANCED INTERCONNECTS AND CONTACTS, 1999, 564 : 437 - 442