Automatic Core Specialization for AVX-512 Applications

被引:7
|
作者
Gottschlag, Mathias [1 ]
Brantsch, Peter [1 ]
Bellosa, Frank [1 ]
机构
[1] Karlsruhe Inst Technol, Karlsruhe, Germany
关键词
AVX-512; core specialization; dim silicon;
D O I
10.1145/3383669.3398282
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Advanced Vector Extension (AVX) instructions operate on wide SIMD vectors. Due to the resulting high power consumption, recent Intel processors reduce their frequency when executing complex AVX2 and AVX-512 instructions. Following non-AVX code is slowed down by this frequency reduction in two situations: When it executes on the sibling hyperthread of the same core in parallel or - as restoring the non-AVX frequency is delayed - when it directly follows the AVX2/AVX-512 code. As a result, heterogeneous workloads consisting of AVX-512 and non-AVX code are frequently slowed down by 10% on average. In this work, we describe a method to mitigate the frequency reduction slowdown for workloads involving AVX-512 instructions in both situations. Our approach employs core specialization and partitions the CPU cores into AVX-512 cores and non-AVX-512 cores, and only the former execute AVX-512 instructions so that the impact of potential frequency reductions is limited to those cores. To migrate threads to AVX-512 cores, we configure the non-AVX-512 cores to raise an exception when executing AVX-512 instructions. We use a heuristic to determine when to migrate threads back to non-AVX-512 cores. Our approach is able to reduce the frequency reduction overhead by 70% for an assortment of common benchmarks.
引用
收藏
页码:25 / 35
页数:11
相关论文
共 50 条
  • [1] Lightweight Deep Learning Applications on AVX-512
    Carneiro, Andre Ramos
    Serpa, Matheus S.
    Navaux, Philippe O. A.
    26TH IEEE SYMPOSIUM ON COMPUTERS AND COMMUNICATIONS (IEEE ISCC 2021), 2021,
  • [2] Scalability analysis of AVX-512 extensions
    Juan M. Cebrian
    Lasse Natvig
    Magnus Jahre
    The Journal of Supercomputing, 2020, 76 : 2082 - 2097
  • [3] Scalability analysis of AVX-512 extensions
    Cebrian, Juan M.
    Natvig, Lasse
    Jahre, Magnus
    JOURNAL OF SUPERCOMPUTING, 2020, 76 (03): : 2082 - 2097
  • [4] Transcoding unicode characters with AVX-512 instructions
    Clausecker, Robert
    Lemire, Daniel
    SOFTWARE-PRACTICE & EXPERIENCE, 2023, 53 (12): : 2430 - 2462
  • [5] Fair Scheduling for AVX2 and AVX-512 Workloads
    Gottschlag, Mathias
    Machauer, Philipp
    Khalil, Yussuf
    Bellosa, Frank
    PROCEEDINGS OF THE 2021 USENIX ANNUAL TECHNICAL CONFERENCE, 2021, : 745 - 758
  • [6] AVX512Crypto: Parallel Implementations of Korean Block Ciphers Using AVX-512
    Choi, Yongryeol
    Choi, Hojin
    Seo, Seog Chung
    IEEE ACCESS, 2023, 11 : 55094 - 55106
  • [7] String searching with mismatches using AVX2 and AVX-512 instructions
    Chhabra, Tamanna
    Ghuman, Sukhpal Singh
    Tarhio, Jorma
    INFORMATION PROCESSING LETTERS, 2025, 189
  • [8] Impact of AVX-512 Instructions on Graph Partitioning Problems
    Hossain, Md Maruf
    Saule, Erik
    50TH INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING WORKSHOP PROCEEDINGS - ICPP WORKSHOPS '21, 2021,
  • [9] Enhanced Vector Math Support on the Intel®AVX-512 Architecture
    Anderson, Cristina S.
    Zhang, Jingwei
    Cornea, Marius
    2018 IEEE 25TH SYMPOSIUM ON COMPUTER ARITHMETIC (ARITH), 2018, : 120 - 124
  • [10] SIMD vectorization for the Lennard-Jones potential with AVX2 and AVX-512 instructions
    Watanabe, Hiroshi
    Nakagawa, Koh M.
    COMPUTER PHYSICS COMMUNICATIONS, 2019, 237 : 1 - 7