A retargetable optimizing code generator for digital signal processors

被引：0
|
作者：
Kreuzer, W [1 ]
Gotschlich, M [1 ]
Wess, B [1 ]
机构：
[1] TECH UNIV VIENNA,INST NACHRICHTENTECH & HOCHFREQUENZTECH,A-1060 VIENNA,AUSTRIA
来源：
ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 2 | 1996年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：257 / 260
页数：4
相关论文
共 50 条
  • [1] AN OPTIMIZING RETARGETABLE CODE GENERATOR
    ANCONA, M
    [J]. INFORMATION AND SOFTWARE TECHNOLOGY, 1995, 37 (02) : 87 - 101
  • [2] Retargetable compilation methodology for embedded digital signal processors using a machine-dependent code optimization library
    Sudarsanam, Ashok
    Malik, Sharad
    Fujita, Masahiro
    [J]. Design Automation for Embedded Systems, 1999, 4 (02): : 187 - 206
  • [3] Optimizing Halide for Digital Signal Processors
    Stratton, John A.
    Sreelatha, Jyothi Krishna Viswakaran
    Ravindran, Rajiv
    Dake, Sachin Sudhakar
    Palanisamy, Jeevitha
    [J]. 2020 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS (SIPS), 2020, : 12 - 17
  • [4] A Retargetable Compilation Methodology for Embedded Digital Signal Processors Using a Machine-Dependent Code Optimization Library
    Ashok Sudarsanam
    Sharad Malik
    Masahiro Fujita
    [J]. Design Automation for Embedded Systems, 1999, 4 : 187 - 206
  • [5] A retargetable compilation methodology for embedded digital signal processors using a machine-dependent code optimization library
    Sudarsanam, A
    Malik, S
    Fujita, M
    [J]. DESIGN AUTOMATION FOR EMBEDDED SYSTEMS, 1999, 4 (2-3) : 187 - 206
  • [6] Low Level Source Code Optimizing for Single/Multi/core Digital Signal Processors
    Fryza, Tomas
    Mego, Roman
    [J]. 2013 23RD INTERNATIONAL CONFERENCE RADIOELEKTRONIKA (RADIOELEKTRONIKA), 2013, : 288 - 291
  • [7] Address code generation for digital signal processors
    Udayanarayanan, S
    Chakrabarti, C
    [J]. 38TH DESIGN AUTOMATION CONFERENCE PROCEEDINGS 2001, 2001, : 353 - 358
  • [8] Retargetable code generation for application-specific processors
    Doroshenko, A
    Ragozin, D
    [J]. FUTURE GENERATION COMPUTER SYSTEMS-THE INTERNATIONAL JOURNAL OF ESCIENCE, 2005, 21 (05): : 679 - 685
  • [9] Loop and address code optimization for digital signal processors
    Lee, Jong-Yeol
    Park, In-Cheol
    [J]. IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, 2002, E85-A (06) : 1408 - 1415
  • [10] Address code optimization using code scheduling for digital signal processors
    Choi, Y
    Kim, T
    [J]. 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V, PROCEEDINGS, 2002, : 481 - 484
12345