共 50 条
- [1] Space-Memory-Memory architecture for Clos-network packet switches ICC 2005: IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS, VOLS 1-5, 2005, : 1031 - 1035
- [2] Fault-tolerant Cell Dispatching for Onboard Space-Memory-Memory Clos-Network Packet Switches 2015 IEEE 16TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE SWITCHING AND ROUTING (HPSR), 2015, : 112 - 117
- [6] Minimizing Scheduling Complexity with a Clos-Network Space-Space-Memory (SSM) Packet Switch 2013 IEEE 14TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE SWITCHING AND ROUTING (HPSR), 2013, : 15 - 20
- [7] Reverse dispatching scheme for satellite Clos-network switches Xi'an Dianzi Keji Daxue Xuebao/Journal of Xidian University, 2013, 40 (04): : 96 - 101
- [8] Padded-frame based in-sequence dispatching scheme for Memory-Memory-Memory (MMM) Clos-netwok Dianzi Yu Xinxi Xuebao/Journal of Electronics and Information Technology, 2012, 34 (11): : 2715 - 2720
- [9] Heuristic concurrent dispatching algorithm for MSM clos-network switches Ruan Jian Xue Bao, 10 (2644-2655):
- [10] Integrating unicast and multicast traffic scheduling in Clos-network switches Gao, Y. (yagao@stu.xidian.edu.cn), 1600, Science Press (40):