Space-memory-memory Clos-network switches with in-sequence service

被引:7
|
作者
Zhang, Maosen [1 ]
Qiu, Zhiliang [1 ]
Gao, Ya [1 ]
机构
[1] Xidian Univ, State Key Lab ISN, Xian 710071, Peoples R China
关键词
multistage interconnection networks; telecommunication traffic; packet switching; switches; space-memory-memory Clos-network switches; in-sequence service; out-of-sequence problems; buffered Clos-network switches; two-stage load-balanced Birkhoff-von Neumann switches; interstage matching; in-order cell delivery; SMM Clos-network switch; LB-BvN switches; switching module; Bernoulli arrival traffic; Bursty arrival traffic;
D O I
10.1049/iet-com.2013.0844
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Clos-network switches have attracted a lot of attention because of their modularity and scalability. However, out-of-sequence problems weigh heavily against the application of buffered Clos-network switches. A space-memory-memory (SMM) Clos-network switch is proposed in this study which is able to provide in-sequence service. There are two features in the proposed switch which are different from the previously proposed schemes. First, two-stage load-balanced Birkhoff-von Neumann (LB-BvN) switches are adopted for each second-stage module. Second, no inter-stage matching is needed. The key idea to provide in-order cell delivery in the proposed SMM Clos-network switch is that cells belonging to the same flow will experience the identical delay when passing through the LB-BvN switches at the second stage, and arrive at their destined third-stage module in order. Each switching module operates independently, which makes the proposed SMM Clos-network switch practical to implement in hardware. Simulations show that the proposed switch can achieve high performance under both Bernoulli and Bursty arrival traffic.
引用
收藏
页码:2825 / 2833
页数:9
相关论文
共 50 条
  • [1] Space-Memory-Memory architecture for Clos-network packet switches
    Li, X
    Zhou, Z
    Hamdi, M
    ICC 2005: IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS, VOLS 1-5, 2005, : 1031 - 1035
  • [2] Fault-tolerant Cell Dispatching for Onboard Space-Memory-Memory Clos-Network Packet Switches
    Liu, Kai
    Yan, Jian
    Lu, Jianhua
    2015 IEEE 16TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE SWITCHING AND ROUTING (HPSR), 2015, : 112 - 117
  • [3] Out-of-Sequence Prevention for Multicast Input-Queuing Space-Memory-Memory Clos-Network
    Yu, Hao
    Ruepp, Sarah
    Berger, Michael S.
    IEEE COMMUNICATIONS LETTERS, 2011, 15 (07) : 761 - 763
  • [4] Providing 100% throughput in memory-memory-memory switches with in-sequence service
    Gao, Ya
    Qiu, Zhiliang
    Zhang, Jian
    IET COMMUNICATIONS, 2014, 8 (01) : 133 - 139
  • [5] Dispatching schemes for Clos-network switches
    Pun, KH
    Hamdi, M
    COMPUTER NETWORKS, 2004, 44 (05) : 667 - 679
  • [6] Minimizing Scheduling Complexity with a Clos-Network Space-Space-Memory (SSM) Packet Switch
    Lin, Chuan-bi
    Rojas-Cessa, Roberto
    2013 IEEE 14TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE SWITCHING AND ROUTING (HPSR), 2013, : 15 - 20
  • [7] Reverse dispatching scheme for satellite Clos-network switches
    Zhang, Maosen
    Qiu, Zhiliang
    Gao, Ya
    Li, Jun
    Xi'an Dianzi Keji Daxue Xuebao/Journal of Xidian University, 2013, 40 (04): : 96 - 101
  • [8] Padded-frame based in-sequence dispatching scheme for Memory-Memory-Memory (MMM) Clos-netwok
    Gao, Ya
    Qiu, Zhi-Liang
    Zhang, Mao-Sen
    Li, Jun
    Dianzi Yu Xinxi Xuebao/Journal of Electronics and Information Technology, 2012, 34 (11): : 2715 - 2720
  • [9] Heuristic concurrent dispatching algorithm for MSM clos-network switches
    School of Computer Science and Engineering, University of Electronic Science and Technology of China, Chengdu
    611731, China
    不详
    100084, China
    Ruan Jian Xue Bao, 10 (2644-2655):
  • [10] Integrating unicast and multicast traffic scheduling in Clos-network switches
    Gao, Y. (yagao@stu.xidian.edu.cn), 1600, Science Press (40):