Overlay control solution for high aspect ratio etch process induced overlay error

被引:2
|
作者
Ma, Enze [1 ,2 ]
Zhang, Libin [1 ,2 ,3 ]
Feng, Yaobin [4 ]
Ma, Le [1 ,3 ]
Zhang, Shixin [2 ]
Wei, Yayi [1 ,2 ,3 ]
机构
[1] Chinese Acad Sci, Integrate Circuit Adv Res Ctr, Inst Microelect, 3 Beitucheng West Rd, Beijing 100029, Peoples R China
[2] Nanjing Chengxin Inst IC Technol, 320 Pubin Rd, Nanjing 211800, Peoples R China
[3] Univ Chinese Acad Sci, Sch Integrated Circuits, 19A Yuquan Rd, Beijing 100049, Peoples R China
[4] Huazhong Univ Sci & Technol, Sch Mech Sci & Engn, Luoyu Rd 1037, Wuhan 430000, Peoples R China
来源
关键词
15;
D O I
10.1116/6.0001814
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In the semiconductor manufacturing process, especially in the high aspect ratio etch process of 3D NAND, overlay remains a constraint in an increasing device yield. With the increase in 3D layers, the etch process shows extreme inconsistency for different lots with different etch chambers, which makes it difficult to control within the budget. This article gives a systematic analysis on how the overlay feedback model reduces the overlay and which method should be used to reduce the etch-induced overlay residue. The linear and nonlinear inter- and intrafield models are used, and the overlay reduction performance is limited. Then, a correction per exposure (CPE) method is used, which shows the minimum residue. The feedforward overlay method together with the linear and nonlinear CPE method shows the best performance with only 20%-30% overlay residue. Two methods are recommended during the CPE model applied to control overfitting. One is to choose the best CPE order by judging the mark number of each exposure field, and the other is to define the fitting parameter range in a suitable range. Different CPE models are used and compared, and the verification results demonstrate that the suggested method has a great overlay fitting performance and overlay residue even if some parameters are excluded. That is, the study shows a method to balance the process variation, machine performance, feedback model, and metrology data.& nbsp;Published under an exclusive license by the AVS.
引用
收藏
页数:12
相关论文
共 50 条
  • [1] Zernike model for overlay control and tool monitor for lithography and etch process
    Zhang, Libin
    Feng, Yaobin
    Song, Zhen
    Yang, Shang
    Wei, Yayi
    [J]. JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2022, 40 (06):
  • [2] Intra-field etch induced overlay penalties
    van Haren, Richard
    Yildirim, Oktay
    Mouraille, Orion
    van Dijk, Leon
    Kumar, Kaushik
    Feurprier, Yannick
    Hermans, Jan
    [J]. ADVANCED ETCH TECHNOLOGY FOR NANOPATTERNING IX, 2020, 11329
  • [3] High aspect ratio carbon hard mask etch process for profile and LCDU control
    Zhu, Meng-Jiao
    Xu, Li-Tian
    Zeng, Li
    Qin, Hui
    Guo, Fang-Min
    [J]. CONFERENCE OF SCIENCE & TECHNOLOGY FOR INTEGRATED CIRCUITS, 2024 CSTIC, 2024,
  • [4] THE CONTROL METHOD OF SURFACE MORPHOLOGY AND ETCH RATES FOR SILICON ETCH PROCESS WITH EXTREMELY DEEP AND HIGH ASPECT RATIO
    Xu, Tiantong
    Tao, Zhi
    Tan, Xiao
    Li, Haiwang
    [J]. PROCEEDINGS OF THE ASME 5TH INTERNATIONAL CONFERENCE ON MICRO/NANOSCALE HEAT AND MASS TRANSFER, 2016, VOL 2, 2016,
  • [5] CDMA overlay in the presence of power control error
    Yu, A
    Wang, JZ
    [J]. 1999 IEEE 49TH VEHICULAR TECHNOLOGY CONFERENCE, VOLS 1-3: MOVING INTO A NEW MILLENIUM, 1999, : 1831 - +
  • [6] Plasma sheath modelling to predict etch-induced overlay
    Dzafic, Harun
    Kamali, Mohammad R.
    Venugopalan, Syam P.
    [J]. JOURNAL OF PHYSICS D-APPLIED PHYSICS, 2022, 55 (07)
  • [7] Sampling for advanced overlay process control
    Choi, DongSub
    Izikson, Pavel
    Sutherland, Doug
    Sherman, Kara
    Manka, Jim
    Robinson, John C.
    [J]. METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XXII, PTS 1 AND 2, 2008, 6922 (1-2):
  • [8] High-Volume Manufacturing Device Overlay Process Control
    Lee, Honggoo
    Han, Sangjun
    Woo, Jaeson
    Lee, DongYoung
    Song, ChangRock
    Heo, Hoyoung
    Brinster, Irina
    Choi, DongSub
    Robinson, John C.
    [J]. METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XXXI, 2017, 10145
  • [9] In Device Overlay Control with Multiple Overlay Metrology in 3D-NAND Process
    Chang, Li-Ting
    Liu, Yu-Lin
    Huang, Chi-Hao
    Kushwaha, Rishabh
    Sun, Yen Chun Chuan
    Wu, Cheng Hung
    Cheng, Shao Chang
    Su, Hsiao Fei
    Liu, Yen Hung
    Yang, Mars
    Yang, Elvis
    Yang, T. H.
    Chen, K. C.
    [J]. METROLOGY, INSPECTION, AND PROCESS CONTROL XXXVI, 2022, 12053
  • [10] Experimental Investigation and Manufacturing Solution of the Rapid Thermal Process Induced Overlay Residue
    Tong, Weihua
    Kim, Really
    Krishnan, Bharat
    Kim, Sung
    Vatel, Olivier
    Liu, Xuli
    Huang, Lei
    Suresh, K.
    Tan, Miowchin
    Srinivasan, Vish
    Benyon, Peter
    [J]. 2012 23RD ANNUAL SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE (ASMC), 2012, : 300 - 304