Dynamic voltage scaling with links for power optimization of interconnection networks

被引:0
|
作者
Shang, L [1 ]
Peh, LS [1 ]
Jha, NK [1 ]
机构
[1] Princeton Univ, Dept Elect Engn, Princeton, NJ 08544 USA
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Originally developed to connect processors and memories in multicomputers, prior research and design of interconnection networks have focused largely on performance. As these networks get deployed in a wide range of new applications, where power is becoming a key design constraint, we need to seriously consider power efficiency in designing interconnection networks. As the demand for network bandwidth increases, communication links, already a significant consumer of power now, will take up an ever larger portion of total system power budget. In this paper, we motivate the use of dynamic voltage scaling (DVS) for links, where the frequency and voltage of links are dynamically adjusted to minimize power consumption. We propose a history-based DVS policy that judiciously adjusts link frequencies and voltages based on past utilization. Our approach realizes up to 6.3X power savings (4.6X on average). This is accompanied by a moderate impact on performance (15.2% increase in average latency before network saturation and 2.5% reduction in throughput.) To the best of our knowledge, this is the first study. that targets dynamic power optimization of interconnection networks.
引用
下载
收藏
页码:91 / 102
页数:12
相关论文
共 50 条
  • [1] Dynamic power management for power optimization of interconnection networks using on/off links
    Soteriou, V
    Peh, LS
    HOT INTERCONNECTS 11, 2003, : 15 - 20
  • [2] Convex optimization of random dynamic voltage and frequency scaling against power attacks
    Yu, Weize
    INTEGRATION-THE VLSI JOURNAL, 2022, 82 : 7 - 13
  • [3] Leakage power modeling and optimization in interconnection networks
    Chen, XN
    Peh, LS
    ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2003, : 90 - 95
  • [4] Power-aware communication optimization for networks-on-chips with voltage scalable links
    Shin, DK
    Kim, JH
    INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, 2004, : 170 - 175
  • [5] Dynamic voltage scaling conserves portable power
    Chew, B
    EDN, 2002, 47 (01) : 65 - +
  • [6] Power-Aware SoC Test Optimization through Dynamic Voltage and Frequency Scaling
    Sheshadri, Vijay
    Agrawal, Vishwani D.
    Agrawal, Prathima
    2013 IFIP/IEEE 21ST INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2013, : 102 - 107
  • [7] A dynamic programming approach for layout optimization of interconnection networks
    Tripathy, Pradyumna Kumar
    Dash, Ranjan Kumar
    Tripathy, Chitta Ranjan
    ENGINEERING SCIENCE AND TECHNOLOGY-AN INTERNATIONAL JOURNAL-JESTECH, 2015, 18 (03): : 374 - 384
  • [8] Profile-Based Power Shifting in Interconnection Networks with On/Off Links
    Miwa, Shinobu
    Nakamura, Hiroshi
    PROCEEDINGS OF SC15: THE INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS, 2015,
  • [9] Runtime Online Links Voltage Scaling for Low Energy Networks on Chip
    Mineo, Andrea
    Palesi, Maurizio
    Ascia, Giuseppe
    Catania, Vincenzo
    16TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2013), 2013, : 941 - 944
  • [10] Dynamic Voltage and Frequency Scaling Optimization for Multicore Architectures
    Chien, Ting-Hsuan
    Chang, Rong-Guey
    INTELLIGENT SYSTEMS AND APPLICATIONS (ICS 2014), 2015, 274 : 298 - 307