A 200MHz 2.5V 4W superscalar RISC microprocessor

被引：2

作者：

Sanchez, H ^{[1
]}

Eisen, L ^{[1
]}

Croxton, C ^{[1
]}

Piejko, A ^{[1
]}

Nicoletta, C ^{[1
]}

Vo, I ^{[1
]}

Branson, B ^{[1
]}

Wang, W ^{[1
]}

Nguyen, Q ^{[1
]}

Buti, T ^{[1
]}

Hsu, L ^{[1
]}

Saccamango, J ^{[1
]}

Ratanaphanyara, S ^{[1
]}

Philip, R ^{[1
]}

Alvarez, J ^{[1
]}

Wietzel, S ^{[1
]}

Gerosa, G ^{[1
]}

机构：

[1] MOTOROLA INC,AUSTIN,TX

来源：

1996 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, DIGEST OF TECHNICAL PAPERS | 1996年 / 39卷

关键词：

D O I：

10.1109/ISSCC.1996.488578

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

页码：218 / 219

页数：2

共 50 条

[1] 200-MHz superscalar RISC microprocessor
Vasseghi, Nader
Yeager, Kenneth
Sarto, Egino
Seddighnezhad, Mahdi
1675, IEEE, Piscataway, NJ, United States (31):
[2] 200-MHz superscalar RISC microprocessor
Vasseghi, N
Yeager, K
Sarto, E
Seddighnezhad, M
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (11) : 1675 - 1686
[3] Design methodology of a 200MHz superscalar microprocessor: SH-4
Hattori, T
Nitta, Y
Seki, M
Narita, S
Uchiyama, K
Takahashi, T
Satomura, R
1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 1998, : 246 - 249
[4] 200MHz superscalar RISC processor circuit design issues
Vasseghi, N
Koike, P
Yang, L
Freitas, D
Conrad, R
Bomdica, A
Lee, LS
Gupta, S
Wang, MY
Chang, R
Chan, W
Lee, C
Lutz, F
Leu, F
Nguyen, H
Nasir, Q
1996 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, DIGEST OF TECHNICAL PAPERS, 1996, 39 : 356 - 357
[5] 2.5 V CMOS circuit techniques for a 200 MHz superscalar RISC processor
Murabayashi, F
Yamauchi, T
Yamada, H
Nishiyama, T
Shimamura, K
Tanaka, S
Hotta, T
Shimizu, T
Sawamoto, H
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (07) : 972 - 980
[6] A 2.2-W, 80-MHZ SUPERSCALAR RISC MICROPROCESSOR
GEROSA, G
GARY, S
DIETZ, C
PHAM, D
HOOVER, K
ALVAREZ, J
SANCHEZ, H
IPPOLITO, P
NGO, T
LITCH, S
ENO, J
GOLAB, J
VANDERSCHAAF, N
KAHLE, J
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (12) : 1440 - 1454
[7] A 200MHz RISC microprocessor with 128kB on-chip caches
Kever, W
Ziai, S
Hill, M
Weiss, D
Stackhouse, B
1997 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE - DIGEST OF TECHNICAL PAPERS, 1997, 40 : 410 - 411
[8] A 533-MHz BiCMOS superscalar RISC microprocessor
Maier, CA
Markevitch, JA
Brashears, CS
Sippel, T
Cohen, ET
Blomgren, J
Ballard, JG
Pattin, J
Moldenhauer, V
Thomas, JA
Taylor, G
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (11) : 1625 - 1634
[9] 533-MHz BiCMOS superscalar RISC microprocessor
AMD, Sunnyvale, United States
IEEE J Solid State Circuits, 11 (1625-1634):
[10] Circuit implementation of a 600MHz superscalar RISC microprocessor
Matson, M
Bailey, D
Bell, S
Biro, L
Butler, S
Clouser, J
Farrell, J
Gowan, M
Priore, D
Wilcox, K
INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1998, : 104 - 110

← 1 2 3 4 5 →