Acceleration Feedback Controller Processor Design of a Kids Personal Transporter (kPT)

被引:1
|
作者
Chand, Ronal P. [1 ]
Chand, Ravinesh [1 ]
Assaf, Mansour [2 ]
Naicker, Parmesh R. [1 ]
Narayan, Shailendra V. [1 ]
机构
[1] Univ South Pacific, Sch Informat Technol Engn Math & Phys, Suva, Fiji
[2] Fiji Natl Univ, Sch Math Comp Sci, Suva, Fiji
关键词
Kids Personal transporter; Artificial potential fields; Obstacle avoidance; Acceleration feedback controller; Processor design; SWARM;
D O I
10.1109/SPEC55080.2022.10058436
中图分类号
TE [石油、天然气工业]; TK [能源与动力工程];
学科分类号
0807 ; 0820 ;
摘要
In robotics, one of the major tasks in prototyping a robot after validating it through simulations is the design of its controller and implementing on processor using a hardware descriptive language such as field programmable gate arrays (FPGA) board,very-large scale integration (VLSI) chip, and application-specific integrated circuit (ASIC). This paper presents the development of the embedded application-specific instruction set processor(ASIP) design for acceleration feedback control laws of a nonholonomic autonomous kids personal transporter (kPT) robot, which contains two front driven wheels and a rear freewheeling castor for balance with an omnidirectional obstacle sensor of limited detection range. The acceleration control laws are extracted from the total potentials, which is developed from the Lyapunov based Control Scheme (LbCS). The acceleration controllers were validated through simulations in Wolfram Mathematica software. The design could be implemented in hardware like VLSI chip, ASIC chip or an FPGA board for fast prototyping. Hence, this would provide a personal transporter for kids regardless of their physical and cognitive skills or abilities for safe navigation as the rider does not need to control the transporter.
引用
收藏
页数:6
相关论文
共 50 条
  • [1] Acceleration Feedback Controller Processor Design of a Segway
    Chand, Ronal P.
    Chand, Ravinesh
    Assaf, Mansour
    Narayan, Shailendra V.
    Naicker, Parmesh R.
    Kapadia, Vimi
    [J]. 2022 IEEE 7TH SOUTHERN POWER ELECTRONICS CONFERENCE, SPEC, 2022,
  • [2] Design of a knowledge-based PID controller with velocity and acceleration feedback
    Peng, Xiwei
    Hou, Zengguang
    Geng, Qingbo
    Guo, Xiaofeng
    [J]. DYNAMICS OF CONTINUOUS DISCRETE AND IMPULSIVE SYSTEMS-SERIES B-APPLICATIONS & ALGORITHMS, 2006, 13E : 3831 - 3835
  • [3] A MEMS-Oriented distributed processor for integrated feedback controller
    Mita, Y
    Kaiser, A
    Garda, P
    Milgram, M
    Fujita, H
    [J]. ELECTRONICS AND COMMUNICATIONS IN JAPAN PART II-ELECTRONICS, 2000, 83 (07): : 48 - 55
  • [4] MEMS-oriented distributed processor for integrated feedback controller
    Mita, Yoshio
    Kaiser, Andreas
    Garda, Patrick
    Milgram, Maurice
    Fujita, Hiroyuki
    [J]. Electronics and Communications in Japan, Part II: Electronics (English translation of Denshi Tsushin Gakkai Ronbunshi), 2000, 83 (07): : 48 - 55
  • [5] Discussion on several problems using acceleration feedback in robot controller
    Li, Jie
    Wei, Qing
    Chang, Wen-Sen
    [J]. Zidonghua Xuebao/Acta Automatica Sinica, 2001, 27 (03): : 318 - 325
  • [6] DIGITAL CONTROLLER ALGORITHM INCORPORATING PSEUDO-ACCELERATION FEEDBACK
    CHAN, SP
    [J]. IECON 89, VOLS 1-4: POWER ELECTRONICS - SIGNAL-PROCESSING & SIGNAL CONTROL - FACTORY AUTOMATION, EMERGING TECHNOLOGIES, 1989, : 366 - 371
  • [7] Static output feedback controller design
    Vesely, V
    [J]. KYBERNETIKA, 2001, 37 (02) : 205 - 221
  • [8] Design of a partitioned visual feedback controller
    Oh, PY
    Allen, PK
    [J]. 1998 IEEE INTERNATIONAL CONFERENCE ON ROBOTICS AND AUTOMATION, VOLS 1-4, 1998, : 1360 - 1365
  • [9] Maximally robust feedback controller design
    Halpern, ME
    Evans, RJ
    [J]. PROCEEDINGS OF THE 35TH IEEE CONFERENCE ON DECISION AND CONTROL, VOLS 1-4, 1996, : 3593 - 3594
  • [10] Design of 32-bit controller processor by FPGA
    Wang, David Mu Shan
    Sone, Mototaka
    Akima, Yoshinao
    [J]. WMSCI 2005: 9th World Multi-Conference on Systemics, Cybernetics and Informatics, Vol 4, 2005, : 120 - 124