Digital Estimation and Calibration Algorithm for 2-order Nonlinearity Mismatch in Time-Interleaved Sampling System

被引：0
|
作者：
Wang, Yinan [1 ]
Xu, Hui [1 ]
Wang, Xi [1 ]
Sun, Zhaolin [1 ]
机构：
[1] Natl Univ Def Technol, Coll Elect Sci & Engn, Dept Circuit & Syst, Changsha 410073, Hunan, Peoples R China
来源：
2015 38TH INTERNATIONAL CONFERENCE ON TELECOMMUNICATIONS AND SIGNAL PROCESSING (TSP) | 2015年
关键词：
Channel mismatches; digital calibration; digital estimation; nonlinearity mismatch; time-interleaved analog-to-digital converters; RECONSTRUCTION; ERRORS;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Channel mismatches in time-interleaved sampling system would result in a significant decline in dynamic performance. Nonlinearity mismatch, as one kind of the channel mismatches, has not been widely investigated. In this paper, we present and evaluate the digital estimation and compensation method for the 2-order nonlinearity mismatch in an M-channel time-interleaved analog-to-digital converters (TIADC). Simulation results demonstrate that the foreground estimation method can perform fine accuracy. By employing adders and multipliers, the digital calibration method can bring a great improvement in the dynamic performance of TIADC.
引用
收藏
页数：5
相关论文
共 50 条
  • [1] Estimation Method for Nonlinearity Mismatch in Time-Interleaved Analog-to-Digital Converters
    Wang, Yinan
    Xu, Hui
    Li, Qingjiang
    Li, Nan
    Sun, Zhaolin
    [J]. 2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 2109 - 2112
  • [2] Digital Calibration for Gain, Time Skew, and Bandwidth Mismatch in Under-Sampling Time-Interleaved System
    Hu, Min
    Yi, Pengxing
    [J]. APPLIED SCIENCES-BASEL, 2022, 12 (21):
  • [3] Mismatch estimation for parallel time-interleaved sampling system based on subspace projection
    [J]. Ma, L. (lunma@126.com), 1796, Chinese Institute of Electronics (34):
  • [4] A Digital Timing Mismatch Calibration Technique in Time-Interleaved ADCs
    Li, Jing
    Wu, Shuangyi
    Liu, Yang
    Ning, Ning
    Yu, Qi
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2014, 61 (07) : 486 - 490
  • [5] Digital background calibration for timing mismatch in time-interleaved ADCs
    Chen, HH
    Lee, J
    Chen, JT
    [J]. ELECTRONICS LETTERS, 2006, 42 (02) : 74 - 75
  • [6] A Novel Calibration Algorithm for Timing Mismatch in Time-Interleaved ADCs
    Cao, Yu
    Miao, Peng
    Li, Fei
    [J]. 2019 5TH INTERNATIONAL CONFERENCE ON FRONTIERS OF SIGNAL PROCESSING (ICFSP 2019), 2019, : 126 - 130
  • [7] A Digital Background Calibration Algorithm of Time-Interleaved ADC
    Yin, Yongsheng
    Li, Jiayu
    Chen, Hongmei
    [J]. PROCEEDINGS OF 2014 IEEE INTERNATIONAL CONFERENCE ON ANTI-COUNTERFEITING, SECURITY AND IDENTIFICATION (ASID), 2014, : 64 - 67
  • [8] Low complexity digital background calibration algorithm for the correction of timing mismatch in time-interleaved ADCs
    Abbaszadeh, Asgar
    Aghdam, Esmaeil Najafi
    Rosado-Munoz, Alfredo
    [J]. MICROELECTRONICS JOURNAL, 2019, 83 : 117 - 125
  • [9] Calibration of mismatch errors in time-interleaved A/D converter system
    Wang, H
    Lu, YX
    Wang, XG
    Liu, JJ
    Wan, YL
    [J]. ICEMI 2005: Conference Proceedings of the Seventh International Conference on Electronic Measurement & Instruments, Vol 2, 2005, : 628 - 632
  • [10] An efficient digital calibration technique for timing mismatch in time-interleaved ADCs
    Chen Hongmei
    Jian Maochen
    Yin Yongsheng
    Lin Fujiang
    Cui Qing
    [J]. IEICE ELECTRONICS EXPRESS, 2016, 13 (13):
12345