Wavelet processing implementation in digital hardware

被引：0

作者：

Szecowka, P. M. ^{[1
]}

Kowalski, M. ^{[1
]}

Krysztoforski, K. ^{[1
]}

Wolczowski, A. R. ^{[1
]}

机构：

[1] Wroclaw Tech Univ, Wroclaw, Poland

来源：

MIXDES 2007: Proceedings of the 14th International Conference on Mixed Design of Integrated Circuits and Systems: | 2007年

关键词：

wavelet transform; digital; signal processing; VHDL; artificial hand;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The paper describes an architecture and design of digital circuit dedicated for wavelet transform calculation, being a part of complex pattern recognition and control algorithm. The target application is artificial hand controlled by the nervous system of handicapped human, setting strict requirements on timing. Speed/size trade-off is discussed in general and in the context of this particular application. Floating point arithmetic was applied, based on the in-house developed solutions. The concept was implemented using VHDL, verified and successfully synthesized for FPGA programmable logic.

引用

页码：651 / 654

页数：4

共 50 条

[1] Fuzzy Processing Implementation in Dedicated Digital Hardware
Szecowka, Przemyslaw M.
Musial, Adam
INTERNATIONAL JOURNAL OF ELECTRONICS AND TELECOMMUNICATIONS, 2010, 56 (04) : 405 - 410
[2] Hardware Implementation of Digital Signal Processing Algorithms
Ashrafi, Ashkan
Strollo, Antonio G. M.
Gustafsson, Oscar
JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING, 2013, 2013
[3] An Optimized Implementation of Logarithm Hardware Generator for Digital Signal Processing
Van-Thuan Sai
Van-Phuc Hoang
2016 IEEE SIXTH INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND ELECTRONICS (ICCE), 2016, : 153 - 157
[4] On the performance of a hardware implementation of the wavelet transform
Walker, SL
Foo, SY
Petrone, J
PROCEEDINGS OF THE 35TH SOUTHEASTERN SYMPOSIUM ON SYSTEM THEORY, 2003, : 397 - 399
[5] Implementation of a veto processing hardware
Emam, O
NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 1997, 395 (03): : 384 - 390
[6] WORK IN PROGRESS - TEACHING HARDWARE IMPLEMENTATION OF DIGITAL SIGNAL PROCESSING ALGORITHMS ON FPGAS
Rafla, Nader
2012 ASEE ANNUAL CONFERENCE, 2012,
[7] Hardware Implementation of the Digital Signal Processing Algorithms in Recurrent Signal Processor on FPGA
Stepchenkov Y.A.
Morozov N.V.
Diachenko Y.G.
Khilko D.V.
Stepchenkov D.Y.
Shikunov Y.I.
Russian Microelectronics, 2023, 52 (07) : 641 - 647
[8] HARDWARE IMPLEMENTATION OF DIGITAL SIGNAL PROCESSORS
PELED, A
IEEE TRANSACTIONS ON ACOUSTICS SPEECH AND SIGNAL PROCESSING, 1976, 24 (01): : 76 - 86
[9] Hardware implementation of evolutionary digital filters
Abe, M
Kawamata, M
PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL IV: DIGITAL SIGNAL PROCESSING-COMPUTER AIDED NETWORK DESIGN-ADVANCED TECHNOLOGY, 2003, : 393 - 396
[10] Minimum hardware implementation of multipliers of the lifting wavelet transform
Tonomura, Y
Chokchaitam, S
Iwashashi, M
ICIP: 2004 INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, VOLS 1- 5, 2004, : 2499 - 2502

← 1 2 3 4 5 →