Attack Directories on ARM big.LITTLE Processors

被引:2
|
作者
Kou, Zili [1 ]
Sinha, Sharad [2 ]
He, Wenjian [1 ]
Zhang, Wei [1 ]
机构
[1] Hong Kong Univ Sci & Technol, Hong Kong, Peoples R China
[2] Indian Inst Technol Goa, Ponda, India
关键词
directory; side-channel attacks; ARM processors; SIDE-CHANNEL ATTACKS;
D O I
10.1145/3508352.3549340
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Eviction-based cache side-channel attacks take advantage of inclusive cache hierarchies and shared cache hardware. Processors with the template ARM big.LITTLE architecture do not guarantee such preconditions and therefore will not usually allow cross-core attacks let alone cross-cluster attacks. This work reveals a new side-channel based on the snoop filter (SF), an unexplored directory structure embedded in template ARM big.LITTLE processors. Our systematic reverse engineering unveils the undocumented structure and property of the SF, and we successfully utilize it to bootstrap cross-core and crosscluster cache eviction. We demonstrate a comprehensive methodology to exploit the SF side-channel, including the construction of eviction sets, the covert channel, and attacks against RSA and AES. When attacking TrustZone, we conduct an interrupt-based side-channel attack to extract the key of RSA by a single profiling trace, despite the strict cache clean defense. Supported by detailed experiments, the SF side-channel not only achieves competitive performance but also overcomes the main challenge of cache side-channel attacks on ARM big.LITTLE processors.
引用
下载
收藏
页数:9
相关论文
共 50 条
  • [1] High-Throughput CNN Inference on Embedded ARM Big.LITTLE Multicore Processors
    Wang, Siqi
    Ananthanarayanan, Gayathri
    Zeng, Yifan
    Goel, Neeraj
    Pathania, Anuj
    Mitra, Tulika
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (10) : 2254 - 2267
  • [2] ARM big.LITTLE系统技术应用
    Robin Randhawa
    Brian Jeff
    电子产品世界, 2013, 20 (08) : 30 - 33
  • [3] BERTPerf: Inference Latency Predictor for BERT on ARM big.LITTLE Multi-Core Processors
    Abdelgawad, M.
    Mozafari, S. H.
    Clark, J. J.
    Meyer, B. H.
    Gross, W. J.
    2022 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS (SIPS), 2022, : 1 - 6
  • [5] PipeBERT: High-throughput BERT Inference for ARM Big.LITTLE Multi-core Processors
    Hung-Yang Chang
    Seyyed Hasan Mozafari
    Cheng Chen
    James J. Clark
    Brett H. Meyer
    Warren J. Gross
    Journal of Signal Processing Systems, 2023, 95 : 877 - 894
  • [6] PipeBERT: High-throughput BERT Inference for ARM Big.LITTLE Multi-core Processors
    Chang, Hung-Yang
    Mozafari, Seyyed Hasan
    Chen, Cheng
    Clark, James J.
    Meyer, Brett H.
    Gross, Warren J.
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2023, 95 (07): : 877 - 894
  • [7] Assessing Time Predictability Features of ARM big.LITTLE Multicores
    Fernandez, Gabriel
    Cazorla, Francisco J.
    Abella, Jaume
    Girbal, Sylvain
    2018 30TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING (SBAC-PAD 2018), 2018, : 258 - 261
  • [8] User-Centric Scheduling and Governing on Mobile Devices with big.LITTLE Processors
    Hsiu, Pi-Cheng
    Tseng, Po-Hsien
    Chen, Wei-Ming
    Pan, Chin-Chiang
    Kuo, Tei-Wei
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2016, 15 (01)
  • [9] Evaluation of hybrid run-time power models for the ARM big.LITTLE architecture
    Nikov, Krastin
    Nunez-Yanez, Jose L.
    Horsnell, Matthew
    PROCEEDINGS IEEE/IFIP 13TH INTERNATIONAL CONFERENCE ON EMBEDDED AND UBIQUITOUS COMPUTING 2015, 2015, : 205 - 210
  • [10] Static versus Dynamic Task Scheduling of the LU Factorization on ARM big.LITTLE Architectures
    Catalan, Sandra
    Rodriguez-Sanchez, Rafael
    Quintana-Orti, Enrique S.
    Herrero, Jose R.
    2017 IEEE INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS (IPDPSW), 2017, : 733 - 742