Toward analog circuit synthesis: A global methodology based upon Design of Experiments

被引:2
|
作者
Deval, Y [1 ]
Begueret, JB [1 ]
Tomas, J [1 ]
Fouillat, P [1 ]
机构
[1] Univ Bordeaux 1, ENSERB, IXL, CNRS,UMR 5818, F-33405 Talence, France
关键词
D O I
10.1109/SBCCI.2000.876045
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
An analog design methodology laking advantages of Design Of Experiments for global optimization purposes is described. Starting with hierarchically based topology, this approach largely reduces simulation cost to reach an efficient result with regards to a user-defined objective function. The design of a fully BiCMOS Low Noise Amplifier is detailed as an example : among the roughly 8200 possible combinations, only fifty simulations lead to what might be the best architecture. A test chip demonstrates the methodology ability to extrapolate high performance circuits.
引用
收藏
页码:295 / 300
页数:6
相关论文
共 50 条
  • [1] An Automated Design Methodology for Yield Aware Analog Circuit Synthesis in Submicron Technology
    Deyati, Sabyasachi
    Mandal, Pradip
    2011 12TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2011, : 235 - 241
  • [2] A yield-enhanced global optimization methodology for analog circuit based on extreme value theory
    Li, Minghua
    Huang, Guanming
    Wu, Xiulong
    Qian, Liuxi
    Zeng, Xuan
    Zhou, Dian
    SCIENCE CHINA-INFORMATION SCIENCES, 2016, 59 (08)
  • [3] A yield-enhanced global optimization methodology for analog circuit based on extreme value theory
    Minghua LI
    Guanming HUANG
    Xiulong WU
    Liuxi QIAN
    Xuan ZENG
    Dian ZHOU
    Science China(Information Sciences), 2016, 59 (08) : 234 - 249
  • [4] A yield-enhanced global optimization methodology for analog circuit based on extreme value theory
    Minghua Li
    Guanming Huang
    Xiulong Wu
    Liuxi Qian
    Xuan Zeng
    Dian Zhou
    Science China Information Sciences, 2016, 59
  • [5] Analog circuit design methodology in a low power RISC microprocessor
    Ishibashi, K
    Higuchi, H
    Shimbo, T
    Uchiyama, K
    Shiozawa, K
    Hashimoto, N
    Ikeda, S
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 1999, 20 (02) : 85 - 94
  • [6] Analog Circuit Design Methodology in a Low Power RISC Microprocessor
    Koichiro Ishibashi
    Hisayuki Higuchi
    Toshinobu Shimbo
    Kunio Uchiyama
    Kenji Shiozawa
    Naotaka Hashimoto
    Shuji Ikeda
    Analog Integrated Circuits and Signal Processing, 1999, 20 : 85 - 94
  • [7] Estimating the Impact of Methodology on Analog Integrated Circuit Design Time
    Jalas, Panu
    Rahkonen, Timo
    IEEE DESIGN & TEST, 2017, 34 (01) : 35 - 46
  • [8] Analog circuit design methodology in a low power RISC microprocessor
    Ishibashi, K
    Higuchi, H
    Shimbo, T
    Uchiyama, K
    Shiozawa, K
    Hashimoto, N
    Ikeda, S
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1998, E81A (02) : 210 - 217
  • [9] Analog design retargeting by design knowledge reuse and circuit synthesis
    Webb, M.
    Tang, Hua
    PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 892 - 895
  • [10] Analog circuit design methodology utilizing a structure of thin BOX FDSOI
    Chubachi, Kota
    Nishizawa, Shinichi
    Ito, Kazuhito
    IEICE ELECTRONICS EXPRESS, 2019, 16 (05):