Multiplierless fast Fourier transform architecture

被引：5
|
作者：
Jiang, M. [1 ]
Yang, B. [1 ]
Huang, R. [1 ]
Zhang, T. Y. [1 ]
Wang, Y. Y. [1 ]
机构：
[1] Peking Univ, Inst Microelect, Beijing 100871, Peoples R China
来源：
ELECTRONICS LETTERS | 2007年 / 43卷 / 03期
关键词：
D O I：
10.1049/el:20073049
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A multiplierless processor architecture is proposed for hardware implementation of fast Fourier transform. Distributed arithmetic is applied to simplify expensive butterfly operations and twiddle multiplications. The novel architecture can largely reduce area cost by replacing complex multipliers and adders with DA lookup tables. Both 8-bit and 16-bit 64-point FFT processors were designed, and the synthesis result shows the designs can attain much lower area cost while keeping real-time processing speed.
引用
下载
收藏
页码：191 / 192
页数：2
相关论文
共 50 条
  • [1] SMUL-FFT: A Streaming Multiplierless Fast Fourier Transform
    Mirfarshbafan, Seyed Hadi
    Taner, Sueda
    Studer, Christoph
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2021, 68 (05) : 1715 - 1719
  • [2] ARCHITECTURES FOR MULTIPLIERLESS FAST FOURIER-TRANSFORM HARDWARE IMPLEMENTATION IN VLSI
    PERERA, WA
    IEEE TRANSACTIONS ON ACOUSTICS SPEECH AND SIGNAL PROCESSING, 1987, 35 (12): : 1750 - 1760
  • [3] Fast Fourier transform processor architecture
    ZHU Yubin and HOU Chaohuan(Institute of Acoustics. Academla Stnica
    Chinese Journal of Acoustics, 1993, (02) : 135 - 141
  • [4] Area-efficient architecture for Fast Fourier Transform
    Hidalgo, JA
    López, J
    Argüello, F
    Zapata, EL
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1999, 46 (02): : 187 - 193
  • [5] The modular pipeline fast Fourier transform algorithm and architecture
    El-Khashab, AM
    Swarzlander, E
    CONFERENCE RECORD OF THE THIRTY-SEVENTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2, 2003, : 1463 - 1467
  • [6] MULTIPLIERLESS FAST ALGORITHM FOR DCT VIA FAST HARTLEY TRANSFORM
    Suzuki, Taizo
    Tanaka, Yuichi
    Ikehara, Masaaki
    Aso, Hirotomo
    2012 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING (ICASSP), 2012, : 3469 - 3472
  • [7] Application-specific DSP architecture for fast Fourier transform
    Heo, KL
    Cho, SM
    Lee, JH
    Sunwoo, MH
    IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES, AND PROCESSORS, PROCEEDINGS, 2003, : 369 - 377
  • [8] A parallel architecture for radix-2 Fast Fourier Transform
    Philipov, Ph.
    Lazarov, V.
    Zlatev, Z.
    Ivanova, M.
    IEEE JOHN VINCENT ATANASOFF 2006 INTERNATIONAL SYMPOSIUM ON MODERN COMPUTING, PROCEEDINGS, 2006, : 229 - +
  • [9] Superscalar Power Efficient Fast Fourier Transform FFT Architecture
    Ahsan, Muhammad
    Elahi, Ehtsham
    Farooqi, Waqas Ahmad
    2009 2ND INTERNATIONAL CONFERENCE ON COMPUTER, CONTROL AND COMMUNICATION, 2009, : 549 - 552
  • [10] Dynamic partially reconfigurable architecture for fast Fourier transform computation
    Chao, Hung-Lin
    Wu, Cheng-Chien
    Peng, Chun-Yang
    Lu, Chun-Hsien
    Shen, Jih-Sheng
    Hsiung, Pao-Ann
    INTERNATIONAL JOURNAL OF EMBEDDED SYSTEMS, 2014, 6 (2-3) : 207 - 215
12345