Recording Front-End Systems Analysis

被引:5
|
作者
Contreras, John Thomas [1 ]
Alex, Michael [1 ,2 ]
Xing, Xinzhi [1 ,2 ]
机构
[1] Hitachi Global Storage Technol, Recording Integrat Lab, San Jose, CA 95135 USA
[2] Western Digital Corp, San Jose, CA 95138 USA
关键词
Chain matrix; electrical interconnect; preamplifier; read; write electronics; s-parameters; TMR impedance range; write current wave-shaping; write driver; HARD-DISK DRIVES; INTERCONNECTS;
D O I
10.1109/TMAG.2009.2038926
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
As data rates continue to increase, front-end design techniques and analysis must evolve in order to manage the transmission line effects and the parasitic effects of the transducer, electronics, and electrical interconnect. In addition, the complete write process contains linear and non-linear effects, which requires write signal wave-shaping for optimum performance. Data signal fidelity is maintained by proper termination at the read/write integrated circuit (IC), which is dependent on the read/write transducer's impedance range. For writing, transmission-line termination techniques along with the write-driver electronics are utilized to induce the required overshoot for transitions in the write current waveform. For reading, the key aspects of signal-to-noise ratio (SNR) and bandwidth are the parasitic components at the read transducer and the input at the read amplifier. The Noise Figure (NF) of the front-end system can be modeled to include the parasitic effects along with the transmission losses of the interconnect. Here, we expound on design techniques and component values for the front-end system.
引用
收藏
页码:790 / 797
页数:8
相关论文
共 50 条
  • [1] ANALYSIS OF FRONT-END ANALYSIS
    HARLESS, JH
    [J]. IMPROVING HUMAN PERFORMANCE QUARTERLY, 1973, 2 (04): : 229 - 244
  • [2] Activity based neural front-end recording system
    Aslam, J.
    Merken, P.
    Huys, R.
    Erismis, M. Akif
    Yazicioglu, R. Firat
    Puers, R.
    Van Hoof, C.
    [J]. ELECTRONICS LETTERS, 2011, 47 (21) : 1170 - U25
  • [3] Low Power Implantable Neural Recording Front-End
    Anh Tuan Do
    Tan, YungSern
    Lam, Chunkit
    Je, Minkyu
    Yeo, Kiat Seng
    [J]. 2012 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2012, : 387 - 390
  • [4] A 2.2 μW analog front-end for multichannel neural recording
    Luis Valtierra, Jose
    Delgado-Restituto, Manuel
    Rodriguez-Vazquez, Angel
    [J]. 2017 IEEE 8TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS & SYSTEMS (LASCAS), 2017,
  • [5] A Reconfigurable Neural Recording Front-End IC for Multimodal Operation
    Lee, Taeju
    Je, Minkyu
    [J]. 2019 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2019), 2019, : 381 - 384
  • [6] A Sub-μVrms Chopper Front-End for ECoG Recording
    Perez-Prieto, Norberto
    Luis Valtierra, Jose
    Delgado-Restituto, Manuel
    Rodriguez-Vazquez, Angel
    [J]. 2019 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2019,
  • [7] A Multichannel Analog Front-End for Recording Neural Electrical Signals
    Feng, Yuan
    Wang, Zhi-Gong
    Lu, Xiao-Ying
    Shuai, An
    Xian, Li
    [J]. 2014 IEEE INTERNATIONAL SYMPOSIUM ON BIOELECTRONICS AND BIOINFORMATICS (ISBB), 2014,
  • [8] Bibliometric Analysis of the Front-End of Innovation
    Mendes, Glauco H. S.
    Oliveira, Maicon G.
    [J]. PICMET '15 PORTLAND INTERNATIONAL CENTER FOR MANAGEMENT OF ENGINEERING AND TECHNOLOGY, 2015, : 648 - 661
  • [9] FRONT-END ANALYSIS FOR MILITARY TRAINING
    ZAWACKI, SJ
    [J]. TRAINING AND DEVELOPMENT JOURNAL, 1980, 34 (11): : 58 - 60
  • [10] SPECCHARTS - A VHDL FRONT-END FOR EMBEDDED SYSTEMS
    VAHID, F
    NARAYAN, S
    GAJSKI, DD
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1995, 14 (06) : 694 - 706