A Residue to Binary Converter for the {2n+2, 2n+1, 2n} Moduli Set

被引:1
|
作者
Gbolagade, Kazeem Alagbe [1 ]
Cotofana, Sorin Dan [1 ]
机构
[1] Delft Univ Technol, Comp Engn Lab, NL-2600 AA Delft, Netherlands
关键词
Residue Number System; RNS-Decimal Conversion; Moduli Set With Common Factors; Multiplicative Inverses; Chinese Remainder Theorem;
D O I
10.1109/ACSSC.2008.5074734
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
In this paper, we investigate Residue Number System (RNS) to decimal conversion for a three moduli set with a common factor. We propose a new RNS to binary converter for the moduli set (2n + 2, 2n + 1, 2n} for any even integer n > 0. First, we demonstrate that for such a moduli set, lite computation of the multiplicative inverses can he eliminated. Secondly, we simplify the Chinese Remainder Theorem (CRT) to obtain a reverse conveter that uses mod-n instead of mod-(2n + 2) (2n) or mod-2n required by other state of the art equivalent converters. Next, we present a low complexity implementation that does not require explicit use of the modulo operation in the conversion process as it is normally the case in the traditional CRT and other state of the art equivalent converters. In terms of area, our proposal requires four 2:1 adders and 2 multipliers while the best state of lite art equivalent converter requires one 3:1 adder, two 2:1 adders, and four multipliers. In terms of critical path delay, our scheme requires 3 additions and I multiplication with mod-n operations whereas the best state of the art equivalent converter requires 2 additions and 2 multiplications with mod-2n operations. Consequently, our scheme outperforms state of the art converters in terms of area and delay. Moreover, due to the fact that our scheme operates on smaller magnitude operands, it requires less complex adders and multipliers, which potentially results in even faster and smaller implementations.
引用
收藏
页码:1785 / 1789
页数:5
相关论文
共 50 条
  • [1] An Efficient Residue-to-Binary Converter for the New Moduli Set {2n/2 ± 1, 22n+1, 2n+1}
    Siewobr, Hillary
    Gbolagade, Kazeem A.
    Cotofana, Sorin
    2014 14TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS (ISIC), 2014, : 508 - 511
  • [2] AN RNS TO BINARY CONVERTER IN 2N + 1, 2N, 2N - 1 MODULI SET
    PREMKUMAR, AB
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1992, 39 (07): : 480 - 482
  • [3] Residue-to-binary arithmetic converter for moduli set {2n-1,2n,2n+1,2n+1-1}
    Mathew, J
    Radhakrishnan, D
    Srikanthan, T
    PROCEEDINGS OF THE IEEE-EURASIP WORKSHOP ON NONLINEAR SIGNAL AND IMAGE PROCESSING (NSIP'99), 1999, : 190 - 193
  • [4] Residue to binary converter for the extended four moduli set {2k, 2n−1, 2n+1, 2n+1+1} for n odd
    M V N Madhavi Latha
    Rashmi Ramesh Rachh
    P V Ananda Mohan
    Sādhanā, 48
  • [5] Residue number system to binary converter for the moduli set (2n-1, 2n-1, 2n+1)
    Hiasat, A
    Sweidan, A
    JOURNAL OF SYSTEMS ARCHITECTURE, 2003, 49 (1-2) : 53 - 58
  • [6] An improved reverse converter for the moduli set {2n-1, 2n, 2n+1, 2n+1-1}
    Hosseinzadeh, Mehdi
    Molahosseini, Amir Sabbagh
    Navi, Keivan
    IEICE ELECTRONICS EXPRESS, 2008, 5 (17) : 672 - 677
  • [7] High Speed Residue to Binary Converter for the New Four-Moduli Set {22n, 2n + 1, 2n/2 + 1, 2n/2−1}
    M. R. Noorimehr
    M. Hosseinzadeh
    R. Farshidi
    Arabian Journal for Science and Engineering, 2014, 39 : 2887 - 2893
  • [8] An Efficient FPGA Design of Residue-to-Binary Converter for the Moduli Set {2n+1, 2n-1}
    Gbolagade, Kazeem Alagbe
    Voicu, George Razvan
    Cotofana, Sorin Dan
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2011, 19 (08) : 1500 - 1503
  • [9] An Efficient 2n RNS Scaler for Moduli Set {2n-1, 2n, 2n+1}
    Ye, Yanlong
    Ma, Shang
    Hu, Jianhao
    ISISE 2008: INTERNATIONAL SYMPOSIUM ON INFORMATION SCIENCE AND ENGINEERING, VOL 2, 2008, : 511 - 515
  • [10] New efficient residue-to-binary converters for 4-moduli set {2n-1, 2n, 2n+1, 2n+1-1}
    Cao, B
    Chang, CH
    Srikanthan, T
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL IV: DIGITAL SIGNAL PROCESSING-COMPUTER AIDED NETWORK DESIGN-ADVANCED TECHNOLOGY, 2003, : 536 - 539