Path delay fault testing of a class of circuit-switched multistage interconnection networks

被引:0
|
作者
Bellos, M [1 ]
Nikolos, D
Vergos, HT
机构
[1] Univ Patras, Dept Comp Engn & Informat, Rion 26500, Greece
[2] Comp Technol Inst, Patras 26261, Greece
来源
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
In this paper we consider path delay fault testing of a class of isomorphic Multistage Interconnection Networks (MINs) with centralized control using as representative the nxn Omega network. We show that the number of paths is 3n(2)-2n and we give a method for testing those applying only 2(3n-2) pairs of test vectors. We also show that this is the least number of test vector pairs that are required for testing all paths of the MIN. We also give a path selection method such that: a) the number of selected paths, that is, the number of paths that must be tested, is a small percentage of all paths and the propagation delay along every other path can be calculated from the propagation delays along the selected paths, b) all the selected paths are tested by using 2(3log(2)n+1) test vector pairs. Both methods derive strong delay-verification test sets.
引用
收藏
页码:267 / 282
页数:16
相关论文
共 50 条
  • [1] Communication delay in circuit-switched interconnection networks
    Min, GY
    Ould-Khaoua, M
    Sarbazi-Azad, H
    [J]. CONFERENCE PROCEEDINGS OF THE 2001 IEEE INTERNATIONAL PERFORMANCE, COMPUTING, AND COMMUNICATIONS CONFERENCE, 2001, : 51 - 56
  • [2] ARCHITECTURE OF AN ALL-OPTICAL CIRCUIT-SWITCHED MULTISTAGE INTERCONNECTION NETWORK
    GHAFOOR, A
    GUIZANI, M
    SHEIKH, S
    [J]. IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 1990, 8 (08) : 1595 - 1607
  • [3] Packet delay in optical circuit-switched networks
    Rosberg, Z
    Zalesky, A
    Zukerman, M
    [J]. IEEE-ACM TRANSACTIONS ON NETWORKING, 2006, 14 (02) : 341 - 354
  • [4] CIRCUIT-SWITCHED NETWORKS
    KELLY, FP
    [J]. COMPUTER NETWORKS AND ISDN SYSTEMS, 1986, 12 (01): : 62 - 62
  • [5] TESTING AND FAULT TOLERANCE OF MULTISTAGE INTERCONNECTION NETWORKS
    AGRAWAL, DP
    [J]. COMPUTER, 1982, 15 (04) : 41 - 53
  • [6] PERFORMANCE OF CIRCUIT-SWITCHED INTERCONNECTION NETWORKS UNDER NONUNIFORM TRAFFIC PATTERNS
    POMBORTSIS, A
    HALATSIS, C
    [J]. JOURNAL OF SYSTEMS AND SOFTWARE, 1993, 20 (02) : 189 - 201
  • [7] Fault diagnosis in redundant path multistage interconnection networks
    Chuang, PJ
    Hsu, HM
    [J]. INTERNATIONAL SOCIETY FOR COMPUTERS AND THEIR APPLICATIONS 13TH INTERNATIONAL CONFERENCE ON COMPUTERS AND THEIR APPLICATIONS, 1998, : 417 - 421
  • [8] BEHAVIOR OF CIRCUIT-SWITCHED MULTISTAGE NETWORKS IN PRESENCE OF MEMORY HOT SPOT
    POMBORTSIS, A
    HALATSIS, C
    [J]. ELECTRONICS LETTERS, 1989, 25 (13) : 833 - 834
  • [9] Algorithms for fault-tolerant routing in circuit-switched networks
    Bagchi, Amitabha
    Chaudhary, Amitabh
    Scheideler, Christian
    Kolman, Petr
    [J]. SIAM JOURNAL ON DISCRETE MATHEMATICS, 2007, 21 (01) : 141 - 157
  • [10] FAULT-DIAGNOSIS FOR A CLASS OF MULTISTAGE INTERCONNECTION NETWORKS
    FENG, TY
    WU, CL
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1981, 30 (10) : 743 - 758